

KSZ8873MML/RRL_LQFP Demo Board Revision 1.0

REVISION HISTORY

DATE:	DESCRIPTION	REVISION
04/30/2009	Initial release	1.0


Table of Contents

PAGE 01: Revision History
PAGE 02: KSZ8873MML/RLL_LQFP Device
PAGE 03: Device Configuration /
PAGE 04: Device Configuration and LEDs
PAGE 05: Ethernet Interface
PAGE 06: Fiber Interface
PAGE 07: MII / RMI Interface1
PAGE 08: MII / RMI Interface3
PAGE 09: Power



CONFIDENTIAL & PROPRIETARY

Title		
KS8873MML/RRL DEMO BOARD		
Size	Document Number	Rev
	Revision History	1.0
Date:	Tuesday, October 06, 2009	Sheet 1 of 9



R164 clock termination resistors should be placed close to KS8873MML. If PHY Mode MII is selected, it is recommended to change the values to 33 Ohms.

R213 clock termination resistors should be placed close to KS8873FM. If PHY Mode MII is selected, it is recommended to change the values to 33 Ohms.

R14, R15 is NC if 25/50MHz crystal is used.
R216, R217 is NC if external 50MHz clock or 50MHz oscillator is used

Do not populate cap if pull down is used

CONFIDENTIAL & PROPRIETARY





Title KSZ8873MML/RRL DEMO BOARD		
Size	Document Number KSZ8873MML Device	Rev 1.0
Date:	Tuesday, October 06, 2009	Sheet 2 of 9

[P2LED1, P2LED0]	Serial Bus Configuration
[0,0]	I2C (master mode) EEPROM
[0,1]	I2C Slave mode
[1,0]	SPI Slave mode
[1,1]	SMI Mode

Bus Selection	Jumper Setting
SMI / MIIM (SW) I2C Master / I2C Slave / SPI Slave	close JP34 and JP35. open JP79
MIIM (PHY only)	open JP34 and JP35. close JP79





SMRXDV3	Switch MII Configuration(P3)
1	PHY mode MII
0	MAC mode MII

SMRXD13	Switch MII Configuration(P1)
1	PHY mode MII
0	MAC mode MII




SMTXER1	Port 1 SWITCH MII Configuration
1	MIIM no link in PHY mode
0	Tie to GND in RMII mode


SMTXER3	Port 3 SWITCH MII Configuration
1	MIIM no link in PHY mode
0	Tie to GND in RMII mode



	EEPROM I2C master	SPI, I2C Slave SMI
JP3	CLOSE	CLOSE
JP9	CLOSE	OPEN

1-2 Close for default
 1-2 USB 3.3v from LDO
 2-3 USB 3.3v from USB port. Don't suggest to use.





PORT 1

JP30	Force Flow Control High = ENABLE Low = DISABLE
JP46	Force Full/Half High = Full Duplex Low = Half Duplex
JP31	Force Speed High = 100BaseTX Low = 10BaseT

PORT 2

JP32	Force Flow Control High = ENABLE Low = DISABLE
JP47	Force Full/Half High = Full Duplex Low = Half Duplex
JP33	Force Speed High = 100BaseTX Low = 10BaseT
JP36	Auto-negotiation High = ENABLE Low = DISABLE


PORT 3

JP37	Force Flow Control High = ENABLE Low = DISABLE
JP48	Force Full/Half High = Half Duplex Low = Full Duplex
JP38	Force Speed High = 10BaseT Low = 100BaseTX
JP39	XCLK Frequency High = 25MHz Low = 50MHz






CONFIDENTIAL & PROPRIETARY

Title KSZ8873MML/RRL DEMO BOARD		
Size	Document Number Device Configuration and LEDs	Rev 1.0
Date:	Tuesday, October 06, 2009	Sheet 4 of 9



Compatible Isolation Transformers

- Pulse H1102
- Transpower HB726
- Bel Fuse S558-5999-U7
- YCL PT163020
- DELTA LF8505




Place components in dotted box close to KSZ8873

Route TX pairs on component side

Route RX pairs on solder side

Route TX & RX differential pairs close together, 8mil/8mil parallel spacing, and keep other signals 20 mil (minimum) away



Place components in dotted box close to fiber transceiver

Refer to fiber transceiver's reference design for the actual values of these resistors

Place components in dotted box close to KSZ8873MML

Layout will support direct and 1x9 SIP Socket mounting for U6

Compatible Fiber Transceivers

- Agilent HFBR-5803 (+3.3V)
- Agilent HFBR-5205 (+5V)
- Agilent HFBR-5103 (+5V)
- DELTA OPT-155A1H1 (+5V)
- LUMINENT B-13/15-155-T3-SSC3 (+3.3V)
- LUMINENT B-13/15-155-T-SSC3 (+5V)

Nominal termination and DC biasing for LVPECL and PECL Fiber Transceivers

VCC_FT	R93, R80 R79, R81	R89, R92	R82, R87	R86	R88
+3.3V	82 Ohms	130 Ohms	130 Ohms	0 Ohm	130 Ohms
+5V	68 Ohms	191 Ohms	270 Ohms	4.75K 1%	5.62K 1%

R209/207/206/212=NC,
R205/208/210/211=0 ohm
when port 2 is copper.

R205/208/210/211=NC,
R209/207/206/212=0 ohm,
when port 2 is fiber.

CONFIDENTIAL & PROPRIETARY

Title KSZ8873MML/RRL DEMO BOARD		
Size	Document Number Fiber Interface	Rev 1.0
Date:	Tuesday, October 06, 2009	Sheet 6 of 9

RMII option


KS8873MML provides RMII signals with respect to both PHY and MAC sides.

For this board, the KS8873MML provides RMII signals with respect to MAC side only. The RMII signal connections between KS8873MML and external PHY are shown in the table to the right.




To enable RMII option,

1. Populate 50 MHz OSC circuit. This system clock is an input to both PHY and MAC sides. Alternatively, if the 50 MHz clock is provided from the PHY side, this 50 MHz OSC circuit should not be populated.
2. Remove R58 and R82 to break TX_CLK and RX_CLK connections between PHY and MAC. Remove R57 and R106.
3. Connect RMII PHY (e.g. Micrel KS8721B) to MAC Mode MII port.

External PHY RMII (with respect to PHY)		KSZ8873MML RMII (with respect to MAC)		
Signal	Type	Signal	Pin #	Type
REF_CLK	Input	SMTXC1	56	Input
CRS_DV	Output	SMTXEN1	60	Input
RXD[1]	Output	SMTXD11	54	Input
RXD[0]	Output	SMTXD10	55	Input
TX_EN	Input	SMRXDV1	50	Output
TXD[1]	Input	SMRXD11	48	Output
TXD[0]	Input	SMRXD10	49	Output
RX_ER	Output	SMTXER1	51	Input



NOTE:
MII BUS FROM DEVICE TO CONNECTOR MUST
MATCH EQUAL LENGTH WITHIN +/- 100uM.



RMII option


KS8873MML provides RMII signals with respect to both PHY and MAC sides.

For this board, the KS8873MML provides RMII signals with respect to MAC side only. The RMII signal connections between KS8873MML and external PHY are shown in the table to the right.

To enable RMII option,

1. Populate 50 MHz OSC circuit. This system clock is an input to both PHY and MAC sides. Alternatively, if the 50 MHz clock is provided from the PHY side, this 50 MHz OSC circuit should not be populated.
2. Remove R51 and R53 to break TX_CLK and RX_CLK connections between PHY and MAC. Remove R46 and R62.
3. Connect RMII PHY (e.g. Micrel KS8721B) to MAC Mode MII port.



External PHY RMII (with respect to PHY)		KSZ8873MML RMII (with respect to MAC)		
Signal	Type	Signal	Pin #	Type
REF_CLK	Input	SMTXC3	26	Input
CRS_DV	Output	SMTXEN3	19	Input
RXD[1]	Output	SMTXD31	22	Input
RXD[0]	Output	SMTXD30	23	Input
TX_EN	Input	SMRXDV3	28	Output
TXD[1]	Input	SMRXD31	31	Output
TXD[0]	Input	SMRXD30	32	Output
RX_ER	Output	SMTXER3	27	Input




R147 NC, External Clock
R146 and R183 NC, Internal Clock for Port 3 RMII


SMTXD33	Reference Clock selection Port 3 RMII
1	Enable REFCLKO Output
0	Disable REFCLKO

NOTE:
MII BUS FROM DEVICE TO CONNECTOR MUST
MATCH EQUAL LENGTH WITHIN +/- 100ML



RMII option





1 - 2	5V from Jack
2 - 3	5V from USB

$$V_{OUT} = 1.24 \times [1 + (R_{175} / R_{176})]$$

Title		
KSZ8873MML/RRL DEMO BOARD		
Size	Document Number	Rev
	Power	1.0
Date:	Tuesday, October 06, 2009	Sheet 9 of 9