CLC014
Adaptive Cable Equalizer for High-Speed Data Recovery

General Description
National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable (or any media with similar dispersive loss characteristics). The CLC014 simplifies the task of high-speed data recovery with a one-chip solution and a minimal number of external components. The equalizer automatically adapts to equalize any cable length from zero meters to lengths that attenuate the signal by 40 dB at 200 MHz. This corresponds to 300 meters of Belden 8281 or 120 meters of Category 5 UTP (unshielded twisted pair).

The CLC014 provides superior jitter performance: 180pspp for 270 Mbps data that has passed through 200 meters of Belden 8281 cable. This exceptional performance provides wide error margin in digital data links. The equalizer operates on a single supply with a power consumption of only 290 mW. The small 14-pin SOIC package allows for high-density placement of components for multi-channel applications such as routers. The equalizer operates over a wide range of data rates from less than 50 Mbps to rates in excess of 650 Mbps.

The equalizer is flexible in allowing either single-ended or differential input drive. Its high common mode rejection provides excellent immunity to interference from noise sources. On-chip quantized feedback eliminates baseline wander.

Additional features include a carrier detect output and an output mute pin which, when tied together, mute the output when no signal is present. A buffered eye monitor output is provided, for viewing the equalized signal prior to the comparator. Differential AEC pins allow the user to set the internal adaptive loop time constant with one external capacitor. Also, the CLC014 is insensitive to the pathological patterns inherent in the video industry standards.

Features
- Automatic equalization of coaxial and twisted pair cables
- Carrier detection and output mute
- Output eye monitor
- Single supply operation: +5V or −5.2V
- Single-ended or differential input
- Low cost

Applications
- SMPTE 259M serial digital interfaces: NTSC/PAL, 4:2:2 component and wide screen; also 540 Mbps (4:4:4:4)
- Serial digital video routing and distribution
- Serial digital data equalization and reception
- Data recovery equalization: ATM, CAD networks, medical, set top terminals, industrial video networks

Key Specifications
- Low jitter: 180pspp @ 270 Mbps through 200 meters of Belden 8281 coaxial cable
- High data rates: < 50 Mbps to > 650 Mbps
- Excellent input return loss: 19 dB @ 270 MHz
- Low supply current: 58 mA
- Equalizes up to 300+ meters of Belden 8281 or 120 meters of Cat 5 UTP cable

Typical Application
Typical Application (Continued)

Before Equalization

Vertical scale: 200mV/div

270Mbps data through 300m of Belden 8281 coax cable

After Equalization

Vertical scale: 200mV/div

270Mbps data through 300m of Belden 8281 coax cable

Connection Diagram

Pinout SOIC

14-Pin SOIC
Order Number CLC014AJE
See NS Package Number M14A
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (VCC–VEE) -0.3V, +6.5V
Maximum Junction Temperature +150°C
Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering 4 sec.) +260°C
ESD Rating (Note 14) <500V
θJA 14-Pin SOIC (AJE) 95°C/W
MTTF (based on limited life test data) 4.8 x 10^7 hours

Recommended Operating Conditions
Supply Voltage (VCC–VEE) 4.5V to 5.5V
Operating Temperature Range -40°C to +85°C

Electrical Characteristics
(VCC = +5V, VEE = 0V, signal source swing = 0.8 Vpp(Note 4), CAEC = 100 pF)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Typ +25°C</th>
<th>Min/Max Min/Max +25°C</th>
<th>Min/Max -40°C to +85°C</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DYNAMIC PERFORMANCE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Residual Jitter</td>
<td>100 meters Belden 8281 270 Mbps PRN (Note 5)</td>
<td>150</td>
<td>250</td>
<td>400</td>
<td>pspp</td>
</tr>
<tr>
<td></td>
<td>200 meters Belden 8281 270 Mbps PRN (Note 5)</td>
<td>180</td>
<td>250</td>
<td>400</td>
<td>pspp</td>
</tr>
<tr>
<td></td>
<td>300 meters Belden 8281 270 Mbps PRN (Notes 3, 5)</td>
<td>350</td>
<td>500</td>
<td>750</td>
<td>pspp</td>
</tr>
<tr>
<td>Equalization Time Constant</td>
<td>100 meters Belden 8281 CAEC = 100 pF (Note 6)</td>
<td>1.5</td>
<td>_</td>
<td>_</td>
<td>µs</td>
</tr>
<tr>
<td></td>
<td>200 meters Belden 8281 CAEC = 100 pF (Note 6)</td>
<td>2.0</td>
<td>_</td>
<td>_</td>
<td>µs</td>
</tr>
<tr>
<td></td>
<td>300 meters Belden 8281 CAEC = 100 pF (Note 6)</td>
<td>3.2</td>
<td>_</td>
<td>_</td>
<td>µs</td>
</tr>
<tr>
<td>output rise and fall time (20%–80%)</td>
<td>Pcollector = 75Ω</td>
<td>750</td>
<td>_</td>
<td>_</td>
<td>ps</td>
</tr>
<tr>
<td>output duty cycle distortion</td>
<td>30</td>
<td>_</td>
<td>_</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>minimum average transition density</td>
<td>1/50</td>
<td>_</td>
<td>_</td>
<td>trans/ns</td>
<td></td>
</tr>
<tr>
<td>maximum average data rate</td>
<td>150m Belden 8281 (Note 7)</td>
<td>650</td>
<td>_</td>
<td>_</td>
<td>Mbps</td>
</tr>
<tr>
<td>VCC Jitter Sensitivity</td>
<td>27 MHz</td>
<td>0.85</td>
<td>_</td>
<td>_</td>
<td>ns/V</td>
</tr>
<tr>
<td></td>
<td>270 MHz</td>
<td>1.90</td>
<td>_</td>
<td>_</td>
<td>ns/V</td>
</tr>
<tr>
<td>VVEE Jitter Sensitivity</td>
<td>27 MHz</td>
<td>0.55</td>
<td>_</td>
<td>_</td>
<td>ns/V</td>
</tr>
<tr>
<td></td>
<td>270 MHz</td>
<td>1.45</td>
<td>_</td>
<td>_</td>
<td>ns/V</td>
</tr>
<tr>
<td><strong>STATIC PERFORMANCE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Current (Includes Output Current)</td>
<td>VAE = 0V (Note 3)</td>
<td>58</td>
<td>48/68</td>
<td>40/75</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>VAE = 0.4V (Note 3)</td>
<td>53</td>
<td>43/64</td>
<td>37/70</td>
<td>mA</td>
</tr>
<tr>
<td>Input and Output Parameters</td>
<td>DO/DO output current</td>
<td>10</td>
<td>8.7/11.3</td>
<td>8.0/12</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>DO/DO output voltage swing</td>
<td>Rcollector = 75Ω (Note 3)</td>
<td>750</td>
<td>650/850</td>
<td>600/900</td>
</tr>
<tr>
<td></td>
<td>DI/DI common mode voltage</td>
<td>3.4</td>
<td>_</td>
<td>_</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>AEC differential voltage</td>
<td>Belden 8281</td>
<td>1.5</td>
<td>_</td>
<td>_</td>
</tr>
</tbody>
</table>
### Electrical Characteristics (Continued)

(V<sub>CC</sub> = +5V, V<sub>EE</sub> = 0V, signal source swing = 0.8 V<sub>pp</sub>(Note 4), C<sub>AEC</sub> = 100 pF)

<table>
<thead>
<tr>
<th>Parameter Conditions</th>
<th>Typ +25°C</th>
<th>Min/Max +25°C</th>
<th>Min/Max −40°C to +85°C</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>AEC+/AEC− common mode</td>
<td>3.6</td>
<td>...</td>
<td>...</td>
<td>V</td>
</tr>
<tr>
<td>output eye monitor (OEM) bias potential</td>
<td>3.2</td>
<td>...</td>
<td>...</td>
<td>V</td>
</tr>
<tr>
<td>carrier detect (CD) current output-HIGH</td>
<td>CD V&lt;sub&gt;OH&lt;/sub&gt; = 4.5V</td>
<td>−400</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>carrier detect (CD) current output-LOW</td>
<td>CD V&lt;sub&gt;OL&lt;/sub&gt; = 0.5V</td>
<td>600</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>MUTE voltage input-HIGH</td>
<td>(Note 3)</td>
<td>1.8</td>
<td>2.0</td>
<td>2.0</td>
</tr>
<tr>
<td>MUTE voltage input-LOW</td>
<td>(Note 3)</td>
<td>1.2</td>
<td>0.8</td>
<td>0.8</td>
</tr>
<tr>
<td>MUTE current input-HIGH</td>
<td>V&lt;sub&gt;IH&lt;/sub&gt; = 5V (Note 3)</td>
<td>5.0</td>
<td>±100</td>
<td>±500</td>
</tr>
<tr>
<td>MUTE current input-LOW</td>
<td>V&lt;sub&gt;IL&lt;/sub&gt; = 0V (Note 3)</td>
<td>0.2</td>
<td>±100</td>
<td>±500</td>
</tr>
</tbody>
</table>

### TIMING PERFORMANCE

**CD Response Time**
- carrier applied: (Note 8) 1.0 ... ... ... μs
- carrier removed: (Note 9) 12 ... ... ... μs
- MUTE response time: (Note 10) 2.0 ... ... ... ns

### MISCELLANEOUS PERFORMANCE

<table>
<thead>
<tr>
<th>Parameter Conditions</th>
<th>Typ</th>
<th>Min/Max</th>
<th>Min/Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>input resistance single-ended</td>
<td>7.3</td>
<td>...</td>
<td>...</td>
<td>kΩ</td>
</tr>
<tr>
<td>input capacitance single-ended (Note 11)</td>
<td>1.0</td>
<td>...</td>
<td>...</td>
<td>pF</td>
</tr>
<tr>
<td>input return loss @ 270 MHz</td>
<td>Z&lt;sub&gt;o&lt;/sub&gt; = 75Ω (Note 12)</td>
<td>19</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>maximum cable attenuation</td>
<td>200 MHz (Note 13)</td>
<td>40</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>

**Note 1:** “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.

**Note 2:** Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

**Note 3:** J-level: spec. is 100% tested at +25°C.

**Note 4:** These specifications assume an 800 mV<sub>pp</sub> signal at the cable input. Levels above and below 800 mV are allowable, but performance may vary. The cable will attenuate the signal prior to entering the equalizer.

**Note 5:** Peak-to-peak jitter is defined as 6 times the rms jitter.

**Note 6:** For more information, see “CLC014 Operation” and “Design Guidelines”.

**Note 7:** 50% eye opening.

**Note 8:** Time from application of a valid signal to when the CD output asserts high.

**Note 9:** Time from the removal of a valid signal to when the CD output asserts low.

**Note 10:** Time from assertion of MUTE to when the output responds.

**Note 11:** Device only. Does not include typical pc board parasitics.

**Note 12:** Includes typical pc board parasitics.

**Note 13:** This sets the maximum cable length for the equalizer.

**Note 14:** Human body model, 1.5 kΩ in series with 100 pF; based on limited test data.

**Note 15:** To maintain specified performance, do not reduce DO/DO below this level.
Typical Performance Characteristics

Before Equalization:
100m of Belden 8281 Coaxial Cable

Equalizer Input (200mV/div)
Time (1ns/div)
Data Rate: 270Mbps

After Equalization:
100m of Belden 8281 Coaxial Cable

Equalizer Output (200mV/div)
Time (1ns/div)
Data Rate: 270Mbps

Before Equalization:
200m of Belden 8281 Coaxial Cable

Equalizer Input (200mV/div)
Time (1ns/div)
Data Rate: 270Mbps

After Equalization:
200m of Belden 8281 Coaxial Cable

Equalizer Output (200mV/div)
Time (1ns/div)
Data Rate: 270Mbps

Before Equalization:
300m of Belden 8281 Coaxial Cable

Equalizer Input (200mV/div)
Time (1ns/div)
Data Rate: 270Mbps

After Equalization:
300m of Belden 8281 Coaxial Cable

Equalizer Output (200mV/div)
Time (1ns/div)
Data Rate: 270Mbps
Typical Performance Characteristics (Continued)

Before Equalization:
100m Category 5 UTP at 51.7Mbps

Equalizer Input (200mV/div)
Time (6ns/div)
Data Rate: 51.7Mbps

After Equalization:
100m Category 5 UTP at 51.7Mbps

Equalizer Output (200mV/div)
Time (6ns/div)
Data Rate: 51.7Mbps

Before Equalization:
100m Category 5 UTP at 155Mbps

Equalizer Input (200mV/div)
Time (2ns/div)
Data Rate: 155Mbps

After Equalization:
100m Category 5 UTP at 155Mbps

Equalizer Output (200mV/div)
Time (2ns/div)
Data Rate: 155Mbps

Before Equalization:
100m Category 5 UTP at 311Mbps

Equalizer Input (200mV/div)
Time (1ns/div)
Data Rate: 311Mbps

After Equalization:
100m Category 5 UTP at 311Mbps

Equalizer Output (200mV/div)
Time (1ns/div)
Data Rate: 311Mbps
Typical Performance Characteristics (Continued)

Maximum Data Rate* vs. Cable Length (Typical)

- Max data rate for 50% eye opening.
- Eye boundary defined as point where BER = 1 \times 10^{-9}.

Return Loss

Jitter vs. Cable Length

Data Rate: 270Mbps
**Pin Definitions**

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin #</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DI, DI</td>
<td>8, 9</td>
<td>Differential data inputs.</td>
</tr>
<tr>
<td>DO, DO</td>
<td>13, 14</td>
<td>Differential collector data outputs (ECL compatible).</td>
</tr>
<tr>
<td>AEC+, AEC−</td>
<td>6, 7</td>
<td>AEC loop filter pins. A capacitor connected between these pins governs the loop response for the adaptive equalization loop.</td>
</tr>
<tr>
<td>OEM</td>
<td>3</td>
<td>Eye monitor output. The output of the equalization filter.</td>
</tr>
<tr>
<td>CD</td>
<td>5</td>
<td>Carrier detect. (Low when no signal is present).</td>
</tr>
<tr>
<td>MUTE</td>
<td>12</td>
<td>Output MUTE. (Active low.) Carrier detect may be tied to this pin to inhibit the output when no signal is present.</td>
</tr>
<tr>
<td>VCC</td>
<td>1, 2, 4</td>
<td>Positive supply pins (ground or +5V).</td>
</tr>
<tr>
<td>VEE</td>
<td>10, 11</td>
<td>Negative supply pins (−5.2V or ground).</td>
</tr>
</tbody>
</table>

**Operation**

The CLC014 Adaptive Cable Equalizer provides a complete solution for equalizing high-bit-rate digital data transmitted over long transmission lines. The following sections furnish design and application information to assist in completing a successful design:

- Block diagram explanation of the CLC014
- Recommended standard input and output interface connections
- Common applications for the CLC014
- Measurement, PC layout, and cable emulation boxes

For applications assistance in the U.S., call 800-272-9959 to contact a technical staff member.

**BLOCK DESCRIPTION**

The CLC014 is an adaptive equalizer that reconstructs serial digital data received from transmission lines such as coaxial cable or twisted pair. Its transfer function approximates the reciprocal of the cable loss characteristic. The block diagram in Figure 2 depicts the main signal conditioning blocks for equalizing digital data at the receiving end of a cable. The CLC014 receives baseband differential or single-ended digital signals at its inputs DI and DI.

The **Equalizer** block is a two-stage adaptive filter. This filter is capable of equalizing cable lengths from zero meters to lengths that require 40 dB of boost at 200 MHz.

The **Quantized Feedback Comparator** block receives the differential signals from the equalizer filter block. This block includes two comparators. The first comparator incorporates a self-biasing DC restore circuit. This is followed by a second high-speed comparator with output mute capability. The second comparator receives and slices the DC-restored data. Its outputs DO and DO are taken from the collectors of the output transistors. MUTE latches DO and DO when a TTL logic low level is applied.

The **Adaptive Servo Control** block produces the signal for controlling the filter block, and outputs a voltage proportional to cable length. It receives differential signals from the output of the filter block and from the quantized-feedback comparator (QFBC) to develop the control signal. The servo loop response is controlled by an external capacitor placed across the AEC+ and AEC− pins. Its output voltage, as measured differentially across AEC+ and AEC−, is roughly proportional to the length of the transmission line. For Belden 8281 coaxial cable this differential voltage is about 1.5 mV/meter. Once this voltage exceeds 500 mV, no additional equalization is provided.

The **Carrier Detect (CD)** block monitors the signal power out of the equalizing filter and compares it to an internal reference to determine if a valid signal is present. A CMOS high output indicates that data is present. The output of CD can be connected to the MUTE input to automatically latch the outputs (DO and DO), preventing random transitions when no data is present.

The **Output Eye Monitor (OEM)** provides a single-ended buffered output for observing the equalized eye pattern. The OEM output is a low impedance high-speed voltage driver capable of driving an AC-coupled 100Ω load.

![FIGURE 1. CLC014 Equalizer Application Circuit](image-url)
Device Testing
Performance or compliance testing of the CLC014 with Cable Clones is not allowed. Use of these devices is contrary to the product's specifications and test procedures. Testing for product specifications or performance using cable clones is invalid since cable clones have a different frequency response than the actual cable. Testing with full length cable samples is recommended.

Input Interfacing
The CLC014 accepts either differential or single-ended input voltage specified in Static Performance. The following sections show several suggestions for interfaces for the inputs and outputs of the CLC014.

Single-Ended Input Interface: 75Ω Coaxial Cable
The input is connected single-ended to either DI or DO as shown in Figure 3. Balancing unused inputs helps to lessen the effects of noise. Use the equivalent termination of 37.5Ω to balance the input impedance seen by each pin. It also helps to terminate grounds at a common point. Resistors Rx and Ry are recommended for optimum performance. The equalizer inputs are self-biasing. Signals should be AC coupled to the inputs as shown in Figure 3.

Differential Input Interface: Twisted Pair
A recommended differential input interface is shown in Figure 4. Proper voltage levels must be furnished to the input pins and the proper cable terminating impedance must be provided. For Category 5 UTP this is approximately 100Ω. Figure 4 shows a generalized network which may be used to receive data over a twisted pair. Resistors R1 and R2 provide the proper terminating impedance and signal level adjustment. The blocking capacitors provide AC coupling of the attenuated signal levels. The plots in the Typical Performance Characteristics section demonstrate various equalized data rates using Category 5 UTP at 100 meter lengths. A full schematic of a recommended driver and receiver circuit for 100Ω Category 5 UTP is provided in the Typical Applications section with further explanation.

\[
R_1 = \frac{Z_0}{V_{pp}} \left(\frac{\sqrt{2}}{2}\right) \quad R_2 = \frac{0.87Z_0}{V_{pp}}
\]

Output Interfacing
The outputs DO and DO produce ECL logic levels when the recommended output termination networks are used. The DO and DO pins are not complementary emitter coupled logic outputs. Instead, the outputs are taken off of the collectors of the transistors. Therefore, care must be taken to meet the interface threshold levels required by ECL families. Recommended interfaces for standard ECL families are shown in the following circuits.

Differential Load-Terminated Output Interface
Figure 5 shows a recommended circuit for implementing a differential output that is terminated at the load. A diode or 75Ω resistor provides a voltage drop from the positive supply (+5V for PECL or Ground for ECL operation) to establish proper ECL levels. The resistors terminate the cable to the characteristic impedance. The output voltage swing is determined by the CLC014 output current (10 mA) times the termination resistor. For the circuit in Figure 5, the nominal output voltage swing is 750 mV.

\[
V_{pp} = \frac{Z_0}{R_1} \left(\frac{\sqrt{2}}{2}\right)
\]
Output Interfacing

DIFFERENTIAL SOURCE-TERMINATED OUTPUT INTERFACE

Figure 6 is similar to Figure 5 except that the termination is provided at the source. This configuration may also be used for single-ended applications. However, the unused output must still be terminated as shown.

TERMINATING PHYSICALLY SEPARATED OUTPUTS

When the two outputs must be routed to physically separate locations, the circuit in Figure 6 may be applied. Alternatively, if load termination is desired, the circuit in Figure 7 may be used. The resistive divider network provides 75Ω termination and establishes proper ECL levels. This circuit consumes slightly more power than the previous circuits.

Design Guidelines

SELECTING THE AUTOMATIC EQUALIZER CAPACITOR

The AEC capacitor sets the loop time constant τ for the equalizer’s adaptive loop response time. The following formula is used to set the loop time constant:

\[ \tau = R \cdot C_{AEC} \cdot 10^{-6} \]

R is a conversion factor that is set by internal equalizer parameters and cable length. For Belden 8281 coaxial cable, the R values are (τ = µs, C_{AEC} in pF):

<table>
<thead>
<tr>
<th>Cable Length (Ohms)</th>
<th>R Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 meters</td>
<td>15000</td>
</tr>
<tr>
<td>200 meters</td>
<td>20000</td>
</tr>
<tr>
<td>300 meters</td>
<td>32000</td>
</tr>
</tbody>
</table>

For example, a C_{AEC} value of 100 pF results in an adaptive loop time constant of 2 µs at 200 meters of cable.

CONNECTION AND OPERATION OF CD AND MUTE

Carrier Detect (CD) is a CMOS output that indicates the presence of equalized data from the filter. This CD output can be connected to MUTE to suspend changes in the data outputs DO and DO, if no valid signal exists. This simple configuration prevents random output transitions due to noise. For sparse transition patterns it is recommended that a capacitor be connected to CD as shown in Figure 1.

Add a capacitor to pin 5 to slow the response time of Carrier Detect when Carrier Detect is connected to MUTE. The capacitor reduces sensitivity to pathological patterns. Pathological patterns are defined as sparse data sequences with few transitions.

OUTPUT EYE MONITOR OEM CONNECTIONS

The OEM is a high-speed, buffered output for monitoring the equalized eye pattern prior to the output comparator. Its output is designed to drive an AC-coupled 50Ω coaxial cable with a series 50Ω backmatch resistor. The cable should be terminated with 50Ω at the oscilloscope. Figure 1 shows a schematic with a typical connection.
Design Guidelines (Continued)

MINIMUM DATA TRANSITIONS
The CLC014 specifies a minimum transition rate. For the
CLC014 this sets the minimum data rate for transmitting data
through any cable medium. The CLC014 minimum average
transition density is found in the Electrical Characteristics
section of the datasheet.

POWER SUPPLY OPERATION AND THERMAL
CONSIDERATIONS
The CLC014 operates from either +5V or −5.2V single sup-
plies. Refer to Figure 1 when operating the part from +5V.
When operating with a −5.2V supply, the VEE pins should be
bypassed to ground. The evaluation board and associated
literature provide for operation from either supply.

Maximum power dissipation occurs at minimum cable
length. Under that condition, \( I_{CC} = 58 \text{ mA} \).
Total power dissipated:
\[
P_T = (58 \text{ mA})(5\text{V}) = 290 \text{ mW}
\]
Power in the load:
\[
P_L = (0.7\text{V})(11 \text{ mA}) + (37.5)(11 \text{ mA})^2 = 12 \text{ mW}
\]
Maximum power dissipated on the die:
\[
P_{DMAX} = P_T - P_L = 278 \text{ mW}
\]
Junction Temperature =
\[
(\theta_{JA})(278 \text{ mW}) + T_A = T_A + 26^\circ C
\]
Layout and Measurement

The printed circuit board layout for the CLC014 requires proper high-speed layout to achieve the performance specifications found in the datasheet. The following list contains a few rules to follow:

1. Use a ground plane.
2. Decouple power pins with 0.1 µF capacitors placed ≤ 0.1” (3mm) from the power pins.
3. Design transmission strip lines from the CLC014’s input and output pins to the board connectors.
4. Route outputs away from inputs.
5. Keep ground plane ≥ 0.025” (0.06mm) away from the input and output pads.

![Figure 8. Typical Measurement Block](image)

Troubleshooting with scope probes can affect the equalization. For high data rates, use a low capacitance probe with less than 2 pF probe capacitance. Evaluation boards and literature are available for quick prototyping and evaluation of the CLC014 Adaptive Cable Equalizer. The CLC014 contains CMOS devices and operators should use grounding straps when handling the parts.

Figure 8 shows the CLC014’s internal power supply routing. Bypass VCC (pin 4) by:

- Monolithic capacitor of about 0.1 µF placed less than 0.1” (3mm) from the pin
- Tantalum capacitor of about 6.8 µF for large current signal swings placed as close as convenient to the CLC014

![Figure 9. Power Package Routing Fixture](image)
Layout and Measurement  (Continued)

To minimize ringing at the CLC014’s inputs, place a 100Ω resistor in series with the input. This resistor reduces inductance effects.

Several layout techniques can improve high speed performance:

- Keep input, output and AEC traces well separated
- Use balanced input termination’s
- Avoid routing traces close to the CLC014’s input trace
- Maintain common return points for components
- Use guard traces

The input lines of the CLC014 use a 100Ω series resistors at the input pins. This decreases the inductive effects internal to the part to reduce ringing on fast rise and fall times. Refer to the evaluation board layout for further suggestions on layout for the CLC014 Adaptive Equalizer.

EQUALIZATION CURVE

The CLC014 Adaptive Cable Equalizer has a maximum equalization response as shown in Figure 10. This response may be obtained by forcing >0.5V differentially at the AEC pins.

CABLE EMULATION BOXES

Some cable emulation boxes will not mimic cables correctly. When evaluating the CLC014, it is strongly recommended that actual cable be used to determine the various performance parameters.

Typical Applications

COAXIAL CABLE RECEIVER (Page 1)

The CLC014 equalizer application shown on page 1 will equalize a variety of coaxial cables up to lengths that attenuate the signal by 40 dB at 200 MHz. The application shows the proper connection for a single cable driven with a CLC006 driver. Carrier Detect (CD) is connected to MUTE to latch outputs DO and DO in the absence of an input signal to the equalizer.

Refer to the CLC014’s evaluation board layout for additional suggestions.

National can supply most of the major components required to design a transmission line repeater. Figure 11 shows a typical repeater design using the CLC006, CLC014, and the CLC016. The design functions supported by each chip are:

**CLC006:** Cable connection chip
- Boosts drive for transmission to next repeater or final destinations

**CLC014:** Receive serialized digital data from incoming transmission lines
- Equalizes the incoming data

**CLC016:** Retimes the equalized data (improving jitter)
- The CLC016 is a multi-rate data retiming PLL. The circuit (Figure 11) will work at up to 4 different data rates with no additional components or manual tuning.
DIGITAL VIDEO (SDV) ROUTERS

The CLC014 provides performance that complies with the SMPTE 259M standard for serial digital video (SDV) transmission over coaxial cable. One common application is in SDV routers, which provide a switching matrix for connecting video source equipment (e.g., cameras) to destination equipment (e.g., video tape recorders, monitors, etc.).

Figure 12 shows a typical configuration for an SDV router, including equalizers, a crosspoint switch, data retimers, and cable drivers. The CLC014 is used in its standard configuration in this application, and automatically equalizes cable lengths from zero meters to greater than 300 meters at 360 MHz (see plots in Typical Performance Characteristics section). The equalized outputs are connected to the differential inputs of the crosspoint switch. The CLC016 Data Retimer receives the data from the crosspoint and performs the clock and data recovery functions, further reducing jitter. Finally, the retimed data is driven into the coaxial cable by a CLC006 Cable Driver (with two amplitude-adjustable outputs) or a CLC007 Cable Driver (with four outputs).

TWISTED PAIR DRIVER

A low-cost medium for transmitting data is twisted pair. Category 5 UTP has an attenuation characteristic similar to Belden 8281 coaxial cable but scaled in length: 120 meters of Category 5 UTP is roughly equivalent to 300 meters of Belden 8281 cable. When properly implemented, the CLC014 will equalize data rates up to 625 Mbps over Category 5 UTP. The maximum data rate depends upon the cable length. A plot of Maximum Data Rate vs Cable Length is found in the Typical Performance Characteristics section for Belden 8281, and can be scaled as stated above to estimate maximum cable lengths and data rates for UTP.
Typical Applications (Continued)

Category 5 UTP has a characteristic impedance of approximately 100Ω. The CLC006 in Figure 13 is used to drive the twisted pair AC-coupled with a series 0.1 µF capacitor and a 50Ω resistor in each differential output. The CLC014 Adaptive Equalizer requires 800 mVpp from the transmit side of the cable. A voltage divider is necessary to scale the voltage to the required level at the input of the CLC014. This resistor network also provides the correct impedance match for twisted pair.

For Category 5 UTP, the approximate AEC voltage per length is 3.75 mV/m (see Block Description). The CLC006 provides a trim adjust for fine tuning the output signal with the resistor R. Refer to the CLC006/007 datasheet for tuning directions.

FIGURE 13. Twisted Pair Equalization

FIGURE 14. Before and After Equalization at 622 Mbps Through 50 Meters of Category 5 UTP

FIGURE 15. Typical Measurement Setup
Evaluation Board

Evaluation boards are available for a nominal charge that demonstrate the basic operation of the SDI/SDV/SDH devices. The evaluation boards can be ordered through National’s Distributors. Supplies are limited, please check for current availability.

The SD014EVK evaluation kit for the CLC014, Adaptive Cable Equalizer for High-Speed Data Recovery, provides an operating environment in which the cable equalizer can be evaluated by system / hardware designers. The evaluation board has all the needed circuitry and connectors for easy connection and checkout of the device circuit options as discussed in the CLC014 datasheet. A schematic, parts list and pictorial drawing are provided with the board.

From the WWW, the following information may be viewed / downloaded for most evaluation boards: www.national.com/appinfo/interface
- Device Datasheet and / or EVK User Manual
- View a picture of the EVK
- View the EVK Schematic
- View the top assembly drawing and BOM
- View the bottom assembly drawing and BOM

PCB LAYOUT

The CLC014 requires proper high-speed layout techniques to obtain best results. A few recommended layout rules to follow for best results when using the CLC014 Adaptive Cable Equalizer are:

1. Use a ground plane.
2. Decouple power pins with 0.01 µF capacitors placed $\leq 0.1$" (3mm) from the power pins.
3. Design transmission lines to the inputs and outputs.
4. Route outputs away from inputs.
5. Remove ground plane $\geq 0.025$" (0.06mm) from the input and output pads.
LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.