




4-Bit Arithmetic Logic Unit

ELECTRICALLY TESTED PER:
MIL-M-35810/30801

The 54LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.

- Provides 16 Arithmetic Operations Add, Subtract, Compare, Double, Plus Twelve Other Arithmetic Operations
- Provides All 16 Logic Operations of Two Variables Exclusive-OR, Compare, AND, NAND, OR, NOR, Plus Ten Other Logic Operations
- Full Lookahead For High-Speed Arithmetic Operation On Long Words
- Input Clamp Diodes

LOGIC DIAGRAM



Military 54LS181



AVAILABLE AS:

- 1) JAN: JM38510/30107BXA
- 2) SMD: N/A
- 3) 883: 54LS175/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: J
CERFLAT: K

THE LETTER "M" APPEARS
BEFORE THE / ON LCC

PIN ASSIGNMENTS

FUNCT.	DIL 623-05	FLATS 852-02	BURN-IN (COND. A)
B ₀	1	1	GND
A ₀	2	2	GND
S ₃	3	3	GND
S ₂	4	4	GND
S ₁	5	5	GND
S ₀	6	6	GND
C _n	7	7	GND
M	8	8	VCC
F ₀	9	9	VCC
F ₁	10	10	VCC
F ₂	11	11	VCC
GND	12	12	GND
F ₃	13	13	VCC
A = B	14	14	VCC
P	15	15	VCC
C _{n+4}	16	16	VCC
G	17	17	VCC
B ₃	18	18	GND
A ₃	19	19	GND
B ₂	20	20	GND
A ₂	21	21	GND
B ₁	22	22	GND
A ₁	23	23	GND
VCC	24	24	VCC

BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX

FUNCTIONAL DESCRIPTION

The 'LS181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S₀-S₃) and the Mode control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active-LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_n + 4 Output, or for carry lookahead between packages using the signals P (Carry Propagate) and \bar{G} (Carry Generate), P and \bar{G} are not affected by carry in. When speed requirements are not stringent, the 'LS181 can be used in a simple ripple carry mode by connecting the Carry Output (C_n + 4) signal to the Carry Input (C_n) of the next unit. For high speed operations the 'LS181 is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high-speed capability

over extremely long word lengths.

The A = B output from the device goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = 8 output is open collector and can be wired-AND with other A = 8 outputs to give a comparison for more than four bits. The A = B signal can be used with the C_n + 4 signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus 8 minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow, thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

FUNCTION TABLE

Mode Select Inputs				Active-Low Operands & F _n Outputs		Active-High Operands & F _n Outputs	
				Logic (M = H)	Arithmetic** (M = L) (C _n = L)	Logic (M = H)	Arithmetic** (M = H) (C _n = H)
S ₃	S ₂	S ₁	S ₀				
L	L	L	L	\bar{A}	A minus 1	\bar{A}	A
L	L	L	H	\overline{AB}	AB minus 1	$\overline{A + B}$	A + B
L	L	H	L	$\overline{A + B}$	AB minus 1	\overline{AB}	A + \bar{B}
L	L	H	H	Logic 1	minus 1	Logic 0	minus 1
L	H	L	L	$\overline{A + B}$	A plus (A + \bar{B})	\overline{AB}	A plus AB
L	H	L	H	\bar{B}	AB plus (A + \bar{B})	\bar{B}	(A + B) plus \overline{AB}
L	H	H	L	$\overline{A \oplus B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L	H	H	H	A + \bar{B}	A + \bar{B}	\overline{AB}	\overline{AB} minus 1
H	L	L	L	\overline{AB}	A plus (A + B)	$\overline{A + B}$	A plus AB
H	L	L	H	$\overline{A \oplus B}$	A plus 8	$\overline{A \oplus B}$	A plus B
H	L	H	L	B	\overline{AB} plus (A + B)	B	(A + \bar{B}) plus AB
H	L	H	H	A + B	A + B	AB	AB minus 1
H	H	L	L	Logic 0	A plus A*	Logic 1	A plus A*
H	H	L	H	\overline{AB}	AB plus A	A + \bar{B}	(A + B) plus A
H	H	H	L	AB	AB minus A	A + B	(A + \bar{B}) plus A
H	H	H	H	A	A	A	A minus 1

*Each bit is shifted to the next more significant position.



**Arithmetic operations expressed in 2s complement notation.

H = HIGH Voltage Level

L = LOW Voltage Level



54LS181

LOGIC SYMBOLS



54LS181

AC TEST CIRCUIT AND WAVEFORMS



NOTES:

1. The pulse generator has the following characteristics:
 PRR = 1.0 MHz \pm 10%, Z_{OUT} = 50 Ω , Pulse width = 200 ns \pm 10%, t_r \leq 15 ns, and t_f \leq 6.0 ns.
2. Load circuits on a given output are only required where the specific test in table indicates. Load circuits may otherwise be omitted.
3. C_L = 50 pF \pm 10%, including scope probe and jig capacitance.
4. R_L = 2.0 k Ω \pm 5.0%
5. All diodes are 1N3064, or equivalent.
6. The limits specified for C_L = 15 pF are guaranteed but not tested.
7. Terminal conditions (pins not designated may be high \geq 2.0 V, or low \leq 0.7 V, or open).

MOTOROLA MILITARY FAST/LS/TTL DATA

5-245

54LS181

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = -400 μA, V _{IH} = 2.0 V, V _{IL} = 0.8 V.
V _{OL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OL} = 4.0 mA, V _{IL} = 0.8 V, V _{IH} = 2.0 V.
I _{IH1}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH(M)} = 2.7 V, C _n = 5.5 V, other inputs are GND.
I _{IH2}	Logical "1" Input Current		60		60		60	μA	V _{CC} = 5.5 V, V _{IH(A_n, B_n)} = 2.7 V, C _n = GND or 5.5 V, other inputs are GND.
I _{IH3}	Logical "1" Input Current		80		80		80	μA	V _{CC} = 5.5 V, V _{IH(S0, S1)} = 2.7 V, B _n = 5.5 V, other inputs are GND.
I _{IH4}	Logical "1" Input Current		80		80		80	μA	V _{CC} = 5.5 V, V _{IH(S1, S2)} = 2.7 V, B _n = 5.5 V, other inputs are open.
I _{IH5}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IH(C_n)} = 2.7 V, other inputs = 5.5 V.
I _{IHH1}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH(M)} = 5.5 V, other inputs are GND.
I _{IHH2}	Logical "1" Input Current		300		300		300	μA	V _{CC} = 5.5 V, V _{IHH(A_n, B_n)} = 5.5 V, other inputs are GND.
I _{IHH3}	Logical "1" Input Current		400		400		400	μA	V _{CC} = 5.5 V, V _{IHH(S0, S3)} = 5.5 V, other inputs are GND.
I _{IHH4}	Logical "1" Input Current		400		400		400	μA	V _{CC} = 5.5 V, V _{IHH(S1, S2)} = 5.5 V, B _n = 5.5 V, other inputs are GND.
I _{IHH5}	Logical "1" Input Current		500		500		500	μA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V (all inputs).
I _{CCH}	Power Supply Current Off		35		35		35	mA	V _{CC} = 5.5 V, V _{I_N} = 5.5 V (S _n , M), other inputs are GND.
I _{CCL}	Power Supply Current Off		32		32		32	mA	V _{CC} = 5.5 V, V _{I_N} = 5.5 V (S _n , M, A _n), other inputs are GND.
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.

MOTOROLA MILITARY FAST/LS/TTL DATA

5-246

54LS181

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{IC}	Input Clamping Voltage		- 1.5					V	V _{CC} = 4.5 V, I _{IN} = -18 mA, other inputs are open.
I _{OS1}	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V _{CC} = 5.5 V, V _{IN} (S3, A3, B3) = 5.5 V, other inputs are GND, V _{OUT} = GND.
I _{OS2}	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V _{CC} = 5.5 V, V _{IN} = GND (all inputs), V _{OUT} = GND.
I _{OS3}	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (all inputs), V _{OUT} = GND.
I _{IL1}	Logical "0" Input Current	-0.15	-0.38	-0.15	-0.38	-0.15	-0.38	mA	V _{CC} = 5.5 V, V _{IN(M)} = 0.4 V, other inputs = 5.5 V.
I _{IL2}	Logical "0" Input Current	-0.45	-1.14	-0.45	-1.14	-0.45	-1.14	mA	V _{CC} = 5.5 V, V _{IN(Bn)} = 0.4 V or 5.5 V, other inputs = 5.5 V.
I _{IL3}	Logical "0" Input Current	-0.6	-1.52	-0.6	-1.52	-0.6	-1.52	mA	V _{CC} = 5.5 V, V _{IN(S0,S3)} = 0.4 V, other inputs = 5.5 V.
I _{IL4}	Logical "0" Input Current	-0.6	-1.52	-0.6	-1.52	-0.6	-1.52	mA	V _{CC} = 5.5 V, V _{IN(S1,S2)} = 0.4 V, B _n = GND, A _n = 5.5 V.
I _{IL5}	Logical "0" Input Current	-0.75	-1.9	-0.75	-1.9	-0.75	-1.9	mA	V _{CC} = 5.5 V, V _{IN(Cn)} = 0.4 V, other inputs are GND.
I _{IL6}	Logical "0" Input Current	-0.3	-0.76	-0.3	-0.76	-0.3	-0.76	mA	V _{CC} = 5.5 V, V _{IN(A_n)} = 0.4 V, B _n = 5.5 V or GND, other inputs = 5.5 V.
I _{CEX}	Open Collector Input Current		100		100		100	μA	V _{CC} = 4.5 V, V _{IN(A = B)} = 5.5 V, other inputs = 2.0 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, V _{INL} = 0.4 V, and V _{INH} = 2.5 V.

54LS181

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
^t PHL1 _t PHL1	Propagation Delay A or B to F	2.0 —	25 20	2.0 —	37 25	2.0 —	37 25	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH1 _t PLH1	Propagation Delay A or B to F	2.0 —	56 32	2.0 —	55 40	2.0 —	55 40	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL2 _t PHL2	Propagation Delay A or B to F	2.0 —	30 32	2.0 —	55 40	2.0 —	55 40	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH2 _t PLH2	Propagation Delay A or B to F	2.0 —	32 32	2.0 —	55 40	2.0 —	55 40	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL3 _t PHL3	Propagation Delay A or B to F	2.0 —	32 30	2.0 —	52 38	2.0 —	52 38	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH3 _t PLH3	Propagation Delay A or B to F	2.0 —	30 30	2.0 —	52 38	2.0 —	52 38	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL4 _t PHL4	Propagation Delay A or B to F	2.0 —	33 33	2.0 —	57 41	2.0 —	57 41	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH4 _t PLH4	Propagation Delay A or B to F	2.0 —	30 30	2.0 —	52 38	2.0 —	52 38	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL5 _t PHL5	Propagation Delay A or B to G	2.0 —	28 23	2.0 —	42 29	2.0 —	42 29	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH5 _t PLH5	Propagation Delay A or B to G	2.0 —	32 29	2.0 —	51 36	2.0 —	51 36	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL6 _t PHL6	Propagation Delay A or B to G	2.0 —	30 32	2.0 —	55 40	2.0 —	55 40	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH6 _t PLH6	Propagation Delay A or B to G	2.0 —	32 32	2.0 —	55 40	2.0 —	55 40	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL7 _t PHL7	Propagation Delay Cn or F	2.0 —	25 20	2.0 —	37 25	2.0 —	37 25	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH7 _t PLH7	Propagation Delay Cn or F	2.0 —	26 26	2.0 —	46 33	2.0 —	46 33	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL8 _t PHL8	Propagation Delay A or B to A = B	2.0 —	75 62	2.0 —	96 78	2.0 —	96 78	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH8 _t PLH8	Propagation Delay A or B to A = B	2.0 —	80 50	2.0 —	100 63	2.0 —	100 63	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL9 _t PHL9	Propagation Delay Cn to Cn + 4	2.0 —	25 20	2.0 —	37 25	2.0 —	37 25	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH9 _t PLH9	Propagation Delay Cn to Cn + 4	2.0 —	26 27	2.0 —	48 34	2.0 —	48 34	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PHL10 _t PHL10	Propagation Delay Cn to Cn + 4	2.0 —	25 20	2.0 —	37 25	2.0 —	37 25	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.
^t PLH10 _t PLH10	Propagation Delay Cn to Cn + 4	2.0 —	26 27	2.0 —	48 34	2.0 —	48 34	ns	VCC = 5.0 V, CL = 50 pF, RL = 2.0 kΩ. VCC = 5.0 V, CL = 15 pF.

54LS181

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL11} t _{PHL11}	Propagation Delay A or B to C _n + 4	2.0 —	40 38	2.0 —	64 48	2.0 —	64 48	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PLH11} t _{PLH11}	Propagation Delay A or B to C _n + 4	2.0 —	38 38	2.0 —	64 48	2.0 —	64 48	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PHL12} t _{PHL12}	Propagation Delay A or B to C _n + 4	2.0 —	46 41	2.0 —	60 51	2.0 —	60 51	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PLH12} t _{PLH12}	Propagation Delay A or B to C _n + 4	2.0 —	40 41	2.0 —	69 51	2.0 —	69 51	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PHL13} t _{PHL13}	Propagation Delay A or B to F	2.0 —	38 38	2.0 —	48 48	2.0 —	48 48	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PLH13} t _{PLH13}	Propagation Delay A or B to F	2.0 —	33 33	2.0 —	57 51	2.0 —	57 51	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.