MOTOROLA intelligence everywhere^{*} digitaldna

Technical Data

DSP56362/D Rev. 3, 02/2004


24-Bit Audio Digital Signal Processor


N a C M ii a n

Semiconductor, Inc

٩

eescal





This document contains information on a new product. Specifications and information herein are subject to change without notice.

DSP56362 Advance Information

For More Information On This Product, Go to: www.freescale.com

THIS PAGE INTENTIONALLY LEFT BLANK

SIGNAL/CONNECTION DESCRIPTIONS	1-1
SPECIFICATIONS	2-1
PACKAGING	3-1
DESIGN CONSIDERATIONS	4-1
ORDERING INFORMATION	5-1
POWER CONSUMPTION BENCHMARK	A-1
IBIS MODEL	B-1
INDEX	EX-I

FOR TECHNICAL ASSISTANCE:Telephone:1-800-521-6274Email:dsphelp@dsp.sps.mot.comInternet:http://www.motorola-dsp.com

Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR	Used to indicate a signal that is active when pulled low (For example, the $\overline{\mbox{RESET}}$ pin is active when low.)			
"asserted"	Means that a high true (active high) signal is high or that a low true (active low) signal is low			
"deasserted"	Means that a high true (active high) signal is low or that a low true (active low) signal is high			
Examples:	Signal/Symbol	Logic State	Signal State	Voltage*
	PIN	True	Asserted	V _{IL} /V _{OL}
	PIN	False	Deasserted	V _{IH} /V _{OH}
	PIN	True	Asserted	V _{IH} /V _{OH}
	PIN	False	Deasserted	V _{IL} /V _{OL}

Note: *Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.

OVERVIEW

FEATURES

- Multimode, multichannel decoder software functionality
 - Dolby Digital and Pro Logic
 - MPEG2 5.1
 - DTS
 - Bass management
- Digital audio post-processing capabilities
 - 3D Virtual surround sound
 - Lucasfilm THX5.1
 - Soundfield processing
 - Equalization
- Digital Signal Processing Core
 - 100 MIPS with a 100 MHz clock at 3.3 V +/- 5%
 - Object code compatible with the DSP56000 core
 - Highly parallel instruction set
 - Data arithmetic logic unit (ALU)
 - Fully pipelined 24 x 24-bit parallel multiplier-accumulator (MAC)
 - 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
 - Conditional ALU instructions
 - 24-bit or 16-bit arithmetic support under software control
 - Program control unit (PCU)
 - Position independent code (PIC) support
 - Addressing modes optimized for DSP applications (including immediate offsets)
 - On-chip instruction cache controller
 - On-chip memory-expandable hardware stack
 - Nested hardware DO loops
 - Fast auto-return interrupts
 - Direct memory access (DMA)
 - Six DMA channels supporting internal and external accesses
 - One-, two-, and three- dimensional transfers (including circular buffering)

Overview

Features

- End-of-block-transfer interrupts
- Triggering from interrupt lines and all peripherals
- Phase-locked loop (PLL)
 - Software programmable PLL-based frequency synthesizer for the core clock
 - Allows change of low-power divide factor (DF) without loss of lock
 - Output clock with skew elimination
- Hardware debugging support
 - On-Chip Emulation (OnCE') module
 - Joint Action Test Group (JTAG) test access port (TAP)
 - Address trace mode reflects internal program RAM accesses at the external port
- **On-Chip Memories**
 - Modified Harvard architecture allows simultaneous access to program and data memories
 - 30720 x 24-bit on-chip program ROM¹ (disabled in 16-bit compatibility mode)
 - 6144 x 24-bit on-chip X-data ROM¹
 - 6144 x 24-bit on-chip Y-data ROM¹
 - Program RAM, instruction cache, X data RAM, and Y data RAM sizes are programmable

Instruction Cache	Switch Mode	Program RAM Size	Instruction Cache Size	X Data RAM Size	Y Data RAM Size
Disabled	Disabled	3072×24 -bit	0	5632 imes 24-bit	5632 imes 24-bit
Enabled	Disabled	2048 imes 24-bit	1024 imes 24-bit	5632 imes 24-bit	5632 imes 24-bit
Disabled	Enabled	5120 imes 24-bit	0	5632 imes 24-bit	3584 imes 24-bit
Enabled	Enabled	4096 imes 24-bit	1024 imes 24-bit	5632 imes 24-bit	3584 imes 24-bit

- 192 x 24-bit bootstrap ROM (disabled in sixteen-bit compatibility mode)
- Off-Chip Memory Expansion
 - Data memory expansion to 256K x 24-bit word memory for P, X, and Y memory using SRAM.
 - Data memory expansion to 16M x 24-bit word memory for P, X, and Y memory using DRAM.
 - External memory expansion port(twenty-four data pins for high speed external memory access allowing for a large number of external accesses per sample)
 - Chip select logic for glueless interface to SRAMs
 - On-chip DRAM controller for glueless interface to DRAMs
- Peripheral and Support Circuits
 - Enhanced serial audio interface (ESAI) includes:
 - Six serial data lines, 4 selectable as receive or transmit and 2 transmit only.
 - Master or slave capability
 - I²S, Sony, AC97, and other audio protocol implementations

^{1.} These ROMs may be factory programmed with data or programs provided by the application developer.

Documentation

- Serial host interface (SHI) features:
 - SPI protocol with multi-master capability
 - I²C protocol with single-master capability
 - Ten-word receive FIFO
 - Support for 8-, 16-, and 24-bit words.
- Byte-wide parallel host interface (HDI08) with DMA support
- DAX features one serial transmitter capable of supporting S/PDIF, IEC958, IEC1937, CP-340, and AES/EBU digital audio formats; alternate configuration supports up to two GPIO lines
- Triple timer module with single external interface or GPIO line
- On-chip peripheral registers are memory mapped in data memory space
- Reduced Power Dissipation
 - Very low-power (3.3 V) CMOS design
 - Wait and stop low-power standby modes
 - Fully-static logic, operation frequency down to 0 Hz (dc)
 - Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

Package

144-pin plastic thin quad flat pack (LQFP) surface-mount package

DOCUMENTATION

Table 1 lists the documents that provide a complete description of the DSP56362 and are required to design properly with the part. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet (the source for the latest information).

Table 1 DSP	56362 Documentation
-------------	---------------------

Document Name	Description	Order Number		
DSP56300 Family Manual	Detailed description of the 56000-family architecture and the 24-bit core processor and instruction set	DSP56300FM/AD		
DSP56362 User's Manual	Detailed description of memory, peripherals, and interfaces	DSP56362UM/AD		
DSP56362 Advance Information	Electrical and timing specifications; pin and package descriptions	DSP56362/D		
There is also a product brief for this chip.				
DSP56362 Product Brief	Brief description of the chip	DSP56362P/D		

NOTES

SECTION 1

SIGNAL/CONNECTION DESCRIPTIONS

SIGNAL GROUPINGS

The input and output signals of the DSP56362 are organized into functional groups, which are listed in Table 1-1 and illustrated in Figure 1-1.

The DSP56362 is operated from a 3.3 V supply; however, some of the inputs can tolerate 5 V. A special notice for this feature is added to the signal descriptions of those inputs.

Functional Group		Detailed Description
	20	Table 1-2
	19	Table 1-3
	4	Table 1-4
	18	Table 1-5
Port A ¹	24	Table 1-6
	11	Table 1-7
Interrupt and mode control		Table 1-8
Port B ²	16	Table 1-9
	5	Table 1-10
Port C ³	12	Table 1-11
Port D ⁴	2	Table 1-12
Timer		Table 1-13
JTAG/OnCE Port		Table 1-14
	Port B ² Port C ³	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Table 1-1 DSP56362 Functional Signal Groupings

Port A is the external memory interface port, including the external address bus, data bus, and control signals.


Port B signals are the GPIO port signals which are multiplexed with the HDI08 signals.

Port C signals are the GPIO port signals which are multiplexed with the ESAI signals.

Port D signals are the GPIO port signals which are multiplexed with the DAX signals.

Signal/Connection Descriptions

Signal Groupings



- Notes: 1. The HDI08 port supports a nonmultiplexed or a multiplexed bus, single or double data strobe (DS), and single or double host request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HDI08 signals can also be configured alternately as GPIO signals (PB0–PB15). Signals with dual designations (e.g., HAS/HAS) have configurable polarity.
 - The ESAI signals are multiplexed with the port C GPIO signals (PC0–PC11). The DAX signals are multiplexed with the Port D GPIO signals (PD0–PD1). The timer 0 signal can be configured alternately as the timer GPIO signal (TIO0).

Figure 1-1 Signals Identified by Functional Group

DSP56362 Advance Information

Power

POWER

Power Name	Description
V _{CCP}	PLL Power —V _{CCP} is V _{CC} dedicated for PLL use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V _{CC} power rail. There is one V _{CCP} input.
V _{CCQL} (4)	Quiet Core (Low) Power — V_{CCQL} is an isolated power for the core processing logic. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V_{CCQ} inputs.
V _{CCQH} (3)	Quiet External (High) Power — V_{CCQH} is a quiet power source for I/O lines. This input must be tied externally to all other chip power inputs. The user must provide adequate decoupling capacitors. There are three V_{CCQH} inputs.
V _{CCA} (3)	Address Bus Power— V_{CCA} is an isolated power for sections of the address bus I/ O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are three V_{CCA} inputs.
V _{CCD} (4)	Data Bus Power — V_{CCD} is an isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V_{CCD} inputs.
V _{CCC} (2)	Bus Control Power — V_{CCC} is an isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V_{CCC} inputs.
V _{CCH}	Host Power —V _{CCH} is an isolated power for the HDI08 I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There is one V_{CCH} input.
V _{CCS} (2)	SHI, ESAI, DAX, and Timer Power— V_{CCS} is an isolated power for the SHI, ESAI, DAX, and Timer I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V_{CCS} inputs.

Ground

GROUND

Table	1-3	Grounds

Ground Name	Description
GND _P	PLL Ground —GND _P is a ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. V _{CCP} should be bypassed to GND _P by a 0.47 μ F capacitor located as close as possible to the chip package. There is one GND _P connection.
GND _{P1}	PLL Ground 1 —GND _{P1} is a ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. There is one GND_{P1} connection.
GND _Q (4)	Quiet Ground — GND_Q is an isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND_Q connections.
GND _{A (4)}	Address Bus Ground— GND_A is an isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND_A connections.
GND _D (4)	Data Bus Ground —GND _D is an isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND _D connections.
GND _C (2)	Bus Control Ground — GND_C is an isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND_C connections.
GND _H	Host Ground —GND _H is an isolated ground for the HDI08 I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There is one GND _H connection.
GND _S (2)	SHI, ESAI, DAX, and Timer Ground —GND _S is an isolated ground for the SHI, ESAI, DAX, and Timer I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND _S connections.

CLOCK AND PLL

Signal Name	Туре	State during Reset	Signal Description
EXTAL	Input	Input	External Clock Input—An external clock source must be connected to EXTAL in order to supply the clock to the internal clock generator and PLL. <i>This input cannot tolerate 5V.</i>
CLKOUT	Output	Chip-driven	Clock Output—CLKOUT provides an output clock synchronized to the internal core clock phase. If the PLL is enabled and both the multiplication and division factors equal one, then CLKOUT is also synchronized to EXTAL. If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL. CLKOUT is not functional at frequencies of 100 MHz and above.
PCAP	Input	Input	PLL Capacitor —PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to V_{CCP} .If the PLL is not used, PCAP may be tied to V_{CC} , GND, or left floating.
PINIT/ NMI	Input	Input	PLL Initial/Non maskable Interrupt—During assertion of RESET, the value of PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL control register, determining whether the PLL is enabled or disabled. After RESET deassertion and during normal instruction processing, the PINIT/NMI Schmitttrigger input is a negative-edge-triggered non maskable interrupt (NMI) request internally synchronized to CLKOUT.

Table 1-4 Clock and PLL Signals

EXTERNAL MEMORY EXPANSION PORT (PORT A)

When the DSP56362 enters a low-power standby mode (stop or wait), it releases bus mastership and tristates the relevant port A signals: A0–A17, D0–D23, AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS.

External Address Bus

Table 1-5 External Address Bus Signals	;
--	---

Signal Name	Туре	State during Reset	Signal Description
A0-A17	Output	Tri-stated	Address Bus —When the DSP is the bus master, A0–A17 are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A0–A17 do not change state when external memory spaces are not being accessed.

External Data Bus

Signal Name	Туре	State during Reset	Signal Description
D0–D23	Input/Output	Tri-stated	Data Bus —When the DSP is the bus master, D0–D23 are active-high, bidirectional input/ outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D0–D23 are tri-stated.

Table 1-6	External	Data	Bus	Signals	
-----------	----------	------	-----	---------	--

External Bus Control

Table 1-7	External Bus	Control Signals
-----------	--------------	------------------------

Signal Name	Туре	State during Reset	Signal Description
AA0–AA3/ RAS0– RAS3	Output	Tri-stated	Address Attribute or Row Address Strobe—When defined as AA, these signals can be used as <u>chip</u> selects or additional address lines. When defined as RAS, these signals can be used as RAS for DRAM interface. These signals are can be tri-stated outputs with programmable polarity.

Table 1-7	External Bus Control Si	ignals (Continued)
-----------	-------------------------	--------------------

Signal Name	Туре	State during Reset	Signal Description
CAS	Output	Tri-stated	Column Address Strobe —When the DSP is the bus master, CAS is an active-low output used by DRAM to strobe the column address. Otherwise, if the bus mastership enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated.
RD	Output	Tri-stated	Read Enable —When the DSP is the bus master, \overline{RD} is an active-low output that is asserted to read external memory on the data bus (D0–D23). Otherwise, \overline{RD} is tri- stated.
WR	Output	Tri-stated	Write Enable —When the DSP is the bus master, \overline{WR} is an active-low output that is asserted to write external memory on the data bus (D0–D23). Otherwise, the signals are tri-stated.
TĀ	Input	Ignored Input	 Transfer Acknowledge—If the DSP56362 is the bus master and there is no external bus activity, or the DSP56362 is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2, infinity) may be added to the wait states inserted by the BCR by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is asserted synchronous to CLKOUT. The number of wait states is determined by the TA input or by the bus control register (BCR), whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles. In order to use the TA functionality, the BCR must be programmed to at least one wait state. A zero wait state access cannot be extended by TA deassertion, otherwise improper operation may result. TA can operate synchronously or asynchronously, depending on the setting of the TAS bit in the operating mode register (OMR). TA functionality may not be used while performing DRAM type accesses, otherwise improper operation may result.

Signal Name	Туре	State during Reset	Signal Description
BR	Output	Output (deasserted)	Bus Request —BR is an active-low output, never tri- stated. BR is asserted when the DSP requests bus mastership. BR is deasserted when the DSP no longer needs the bus. BR may be asserted or deasserted independent of whether the DSP56362 is a bus master or a bus slave. Bus "parking" allows BR to be deasserted even though the DSP56362 is the bus master. (See the description of bus "parking" in the BB signal description.) The bus request hold (BRH) bit in the BCR allows BR to be asserted under software control even though the DSP does not need the bus. BR is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. BR is only affected by DSP requests for the external bus, never for the internal bus. During hardware reset, BR is deasserted and the arbitration is reset to the bus slave state.
BG	Input	Ignored Input	Bus Grant —BG is an active-low input. BG is asserted by an external bus arbitration circuit when the DSP56362 becomes the next bus master. When BG is asserted, the DSP56362 must wait until BB is deasserted before taking bus mastership. When BG is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution. The default mode of operation of this signal requires a setup and hold time referred to CLKOUT. But CLKOUT operation is not guaranteed from 100MHz and up, so the asynchronous bus arbitration must be used for clock frequencies 100MHz and above. The asynchronous bus arbitration is enabled by setting the ABE bit in the OMR register.

Table 1-7 External Bus Control Signals	(Continued)
--	-------------

Table 1-7	External Bus Control Signals (Continued)
-----------	--

Signal Name	Туре	State during Reset	Signal Description
BB	Input/ Output	Input	Bus Busy —BB is a bidirectional active-low input/output. BB indicates that the bus is active. Only after BB is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep BB asserted after ceasing bus activity regardless of whether BR is asserted or deasserted. This is called "bus parking" and allows the current bus master to reuse the bus without rearbitration until another device requires the bus. The deassertion of BB is done by an "active pull-up" method (i.e., BB is driven high and then released and held high by an external pull-up resistor). The default mode of operation of this signal requires a setup and hold time referred to CLKOUT. But CLKOUT operation is not guaranteed from 100MHz and up, so the asynchronous bus arbitration must be used for clock frequencies 100MHz and above. The asynchronous bus arbitration is enabled by setting the ABE bit in the OMR register. BB requires an external pull-up resistor.

Interrupt and Mode Control

INTERRUPT AND MODE CONTROL

The interrupt and mode control signals select the chip's operating mode as it comes out of hardware reset. After RESET is deasserted, these inputs are hardware interrupt request lines.

Signal Name	Туре	State during Reset	Signal Description
MODA/IRQA	Input	Input	Mode Select A/External Interrupt Request A— MODA/IRQA is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODA/IRQA selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge- triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the RESET signal is deasserted. If IRQA is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQA to exit the wait state. If the processor is in the stop standby state and the MODA/IRQA pin is pulled to GND, the processor will exit the stop state. This input is 5 V tolerant.
MODB/IRQB	Input	Input	Mode Select B/External Interrupt Request B— MODB/IRQB is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODB/IRQB selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge- triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the RESET signal is deasserted. If IRQB is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting IRQB to exit the wait state. This input is 5 V tolerant.

Table 1-8	Interru	ot and	Mode	Control

Interrupt and Mode Control

Table 1-8	Interrupt and Mode Control (Continued)
-----------	--

Signal Name	Туре	State during Reset	Signal Description
MODC/IRQC	Input	Input	Mode Select C/External Interrupt Request C— MODC/IRQC is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODC/IRQC selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge- triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the RESET signal is deasserted. If IRQC is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQC to exit the wait state. This input is 5 V tolerant.
MODD/IRQD	Input	Input	Mode Select D/External Interrupt Request D— MODD/IRQD is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODD/IRQD selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge- triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the RESET signal is deasserted. If IRQD is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQD to exit the wait state. This input is 5 V tolerant.

Signal/Connection Descriptions

Host Interface (HDI08)

Signal Name	Туре	State during Reset	Signal Description
RESET	Input	Input	Reset—RESET is an active-low, Schmitt-trigger input. When asserted, the chip is placed in the reset state and the internal phase generator is reset. The Schmitt- trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. If RESET is deasserted synchronous to CLKOUT, exact start-up timing is guaranteed, allowing multiple processors to start synchronously and operate together in "lock- step." When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted during power up. A stable EXTAL signal must be supplied while RESET is being asserted. This input is 5 V tolerant.

Table 1-8 Interrupt and Mode Control (Continued)

HOST INTERFACE (HDI08)

The HDI08 provides a fast, 8-bit, parallel data port that may be connected directly to the host bus. The HDI08 supports a variety of standard buses and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware.

Host Port Configuration

Signal functions associated with the HDI08 vary according to the interface operating mode as determined by the HDI08 port control register (HPCR). See **6.5.6 Host Port Control Register (HPCR)** on page Section 6-13 for detailed descriptions of this register and (See **Host Interface (HDI08)** on page Section 6-1.) for descriptions of the other HDI08 configuration registers.

Host Interface (HDI08)

Signal Name	Туре	State during Reset	Signal Description
H0–H7 HAD0– HAD7 PB0–PB7	Input/ output Input/ output Input, output, or disconnected	GPIO disconnected	 Host Data—When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional, tri-state data bus. Host Address—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the address/data bidirectional, multiplexed, tristate bus. Port B 0–7—When the HDI08 is configured as GPIO, these signals are individually programmable as input, output, or internally disconnected. The default state after reset for these signals is GPIO disconnected. This input is 5 V tolerant.
HA0 HAS/ HAS PB8	Input Input Input, output, or disconnected	GPIO disconnected	 Host Address Input 0—When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus. Host Address Strobe—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable, but is configured active-low (HAS) following reset. Port B 8—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected.
			This input is 5 V tolerant.

Table 1-9 Host Interface

Signal/Connection Descriptions

Host Interface (HDI08)

Signal Name	Туре	State during Reset	Signal Description
HA1	Input		Host Address Input 1—When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.
HA8	Input	GPIO disconnected	Host Address 8 —When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.
	Input, output,	disconnected	Port B 9 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.
PB9	or disconnected	The default state after reset for this signal is GPIO disconnected.	
			This input is 5 V tolerant.
HA2	Input		Host Address Input 2—When the HDI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.
HA9	Input	GPIO disconnected	Host Address 9 —When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.
	Input, Output,		Port B 10 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.
PB10	or Disconnected		The default state after reset for this signal is GPIO disconnected.
			This input is 5 V tolerant.

Table 1-9 Host Interface (Continued)

Host Interface (HDI08)

Signal Name	Туре	State during Reset	Signal Description
HRW	Input		Host Read/Write—When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Read/Write (HRW) input.
HRD/ HRD	Input	GPIO disconnected	Host Read Data —When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host read data strobe (HRD) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HRD) after reset.
PB11	Input, Output, or Disconnected		 Port B 11—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant.
HDS/ HDS	Input		Host Data Strobe—When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HDS) following reset.
HWR/ HWR	Input	GPIO disconnected	Host Write Data—When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HWR) following reset.
PB12	Input, output, or disconnected		 Port B 12—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant.

Table 1-9	Host Interface	(Continued)
-----------	----------------	-------------

Signal/Connection Descriptions

Host Interface (HDI08)

Signal Name	Туре	State during Reset	Signal Description
HCS	Input		Host Chip Select—When HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable, but is configured active-low (HCS) after reset.
HA10	Input	GPIO disconnected	Host Address 10 —When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.
	Input, output,		Port B 13 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.
PB13	or disconnected		The default state after reset for this signal is GPIO disconnected.
			This input is 5 V tolerant.
HOREQ/ HOREQ	Output		Host Request—When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host request (HOREQ) output. The polarity of the host request is programmable, but is configured as active-low (HOREQ) following reset. The host request may be programmed as a driven or open-drain output.
HTRQ/ HTRQ	Output	GPIO disconnected	Transmit Host Request —When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable, but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input, output, or		Port B 14 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is
	disconnected		GPIO disconnected. This input is 5 V tolerant.

Table 1-9 Host Interface (Continued)

MOTOROLA

Host Interface (HDI08)

Signal Name	Туре	State during Reset	Signal Description
HACK/ HACK	Input		Host Acknowledge—When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt- trigger input. The polarity of the host acknowledge is programmable, but is configured as active-low (HACK) after reset.
HRRQ/ HRRQ	Output	GPIO disconnected	Receive Host Request —When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable, but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input, output, or disconnected		Port B 15 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected.
			This input is 5 V tolerant.

Table 1-9 Host Interface (Continued)

Serial Host Interface

SERIAL HOST INTERFACE

The SHI has five I/O signals that can be configured to allow the SHI to operate in either SPI or I^2C mode.

Signal Name	Signal Type	State during Reset	Signal Description
SCK	Input or output	Tri-stated	SPI Serial Clock —The SCK signal is an output when the SPI is configured as a master and a Schmitt-trigger input when the SPI is configured as a slave. When the SPI is configured as a master, the SCK signal is derived from the internal SHI clock generator. When the SPI is configured as a slave, the SCK signal is an input, and the clock signal from the external master synchronizes the data transfer. The SCK signal is ignored by the <u>SPI</u> if it is defined as a slave and the slave select (SS) signal is not asserted. In both the master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI transfer protocol.
SCL	Input or output		 I²C Serial Clock—SCL carries the clock for I²C bus transactions in the I²C mode. SCL is a Schmitt-trigger input when configured as a slave and an open-drain output when configured as a master. SCL should be connected to V_{CC} through a pull-up resistor. This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. This input is 5 V tolerant.

 Table 1-10
 Serial Host Interface Signals

Serial Host Interface

Table 1-10	Serial Host Interface Signals	(Continued)
------------	-------------------------------	-------------

Signal Name	Signal Type	State during Reset	Signal Description
MISO	Input or output	Tri-stated	SPI Master-In-Slave-Out —When the SPI is configured as a master, MISO is the master data input line. The MISO signal is used in conjunction with the MOSI signal for transmitting and receiving serial data. This signal is a Schmitt-trigger input when configured for the SPI Master mode, an output when configured for the SPI Slave mode, and tri-stated if configured for the SPI Slave mode when SS is deasserted. An external pull-up resistor is not required for SPI operation.
SDA	Input or open-drain output		I²C Data and Acknowledge —In I ² C mode, SDA is a Schmitt-trigger input when receiving and an open- drain output when transmitting. SDA should be connected to V_{CC} through a pull-up resistor. SDA carries the data for I ² C transactions. The data in SDA must be stable during the high period of SCL. The data in SDA is only allowed to change when SCL is low. When the bus is free, SDA is high. The SDA line is only allowed to change during the time SCL is high in the case of start and stop events. A high-to-low transition of the SDA line while SCL is high is a unique situation, and is defined as the start event. A low-to-high transition of SDA while SCL is high is a unique situation defined as the stop event.
			This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. This input is 5 V tolerant.

Signal/Connection Descriptions

Serial Host Interface

Table 1-10	Serial Host Interface Signals	(Continued)
------------	-------------------------------	-------------

Signal Name	Signal Type	State during Reset	Signal Description
MOSI	Input or output		SPI Master-Out-Slave-In —When the SPI is configured as a master, MOSI is the master data output line. The MOSI signal is used in conjunction with the MISO signal for transmitting and receiving serial data. MOSI is the slave data input line when the SPI is configured as a slave. This signal is a Schmitt-trigger input when configured for the SPI Slave mode.
HAO	Input	Tri-stated	I²C Slave Address 0 —This signal uses a Schmitt- trigger input when configured for the I ² C mode. When configured for I ² C slave mode, the HA0 signal is used to form the slave device address. HA0 is ignored when configured for the I ² C master mode.
			This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state.
			This input is 5 V tolerant.
SS	Input	Tri-stated	SPI Slave Select —This signal is an active low Schmitt-trigger input when configured for the SPI mode. When configured for the SPI Slave mode, this signal is used to enable the SPI slave for transfer. When configured for the SPI master mode, this signal should be kept deasserted (pulled high). If it is asserted while configured <u>as</u> SPI master, a bus error condition is flagged. If <u>SS</u> is deasserted, the SHI ignores SCK clocks and keeps the MISO output signal in the high-impedance state.
HA2	Input		I²C Slave Address 2 —This signal uses a Schmitt- trigger input when configured for the I ² C mode. When configured for the I ² C Slave mode, the HA2 signal is used to form the slave device address. HA2 is ignored in the I ² C master mode.
			This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state.
			This input is 5 V tolerant.

Serial Host Interface

Signal Name	Signal Type	State during Reset	Signal Description
HREQ	Input or Output	Tri-stated	 Host Request—This signal is an active low Schmitt-trigger input when configured for the master mode but an active low output when configured for the slave mode. When configured for the slave mode, HREQ is asserted to indicate that the SHI is ready for the next data word transfer and deasserted at the first clock pulse of the new data word transfer. When configured for the master mode, HREQ is an input. When asserted by the external slave device, it will trigger the start of the data word transfer by the master. After finishing the data word transfer, the master will await the next assertion of HREQ to proceed to the next transfer. This signal is tri-stated during hardware, software, personal reset, or when the HREQ1–HREQ0 bits in the HCSR are cleared. There is no need for external pull-up in this state. This input is 5 V tolerant.

ENHANCED SERIAL AUDIO INTERFACE

Signal Name	Signal Type	State during Reset	Signal Description
HCKR	Input or output	GPIO	High Frequency Clock for Receiver —When programmed as an input, this signal provides a high frequency clock source for the ESAI receiver as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high- frequency sample clock (e.g., for external digital to analog converters [DACs]) or as an additional system clock.
PC2	Input, output, or disconnected	disconnected	 Port C 2—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant.
НСКТ	Input or output	GPIO disconnected	High Frequency Clock for Transmitter —When programmed as an input, this signal provides a high frequency clock source for the ESAI transmitter as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high frequency sample clock (e.g., for external DACs) or as an additional system clock.
PC5	Input, output, or disconnected		 Port C 5—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant.

Table 1-11 Enhanced Serial Audio Interface Signals

Table 1-11	Enhanced Serial Audio Interface Signals (C	Continued)
------------	--	------------

Signal Name	Signal Type	State during Reset	Signal Description
FSR	Input or output		Frame Sync for Receiver —This is the receiver frame sync input/output signal. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1).
		GPIO disconnected	When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin will reflect the value of the OF1 bit in the SAICR register, and the data in the OF1 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF1, the data value at the pin will be stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.
PC1	Input, output, or disconnected		 Port C 1—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant.
FST	Input or output	GPIO disconnected	Frame Sync for Transmitter —This is the transmitter frame sync input/output signal. For synchronous mode, this signal is the frame sync for both transmitters and receivers. For asynchronous mode, FST is the frame sync for the transmitters only. The direction is determined by the transmitter frame sync direction (TFSD) bit in the ESAI transmit clock control register (TCCR).
PC4	Input, output, or disconnected		 Port C 4—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant.

Signal Name	Signal Type	State during Reset	Signal Description
SCKR	Input or output		Receiver Serial Clock —SCKR provides the receiver serial bit clock for the ESAI. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).
		GPIO disconnected	When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OF0, this pin will reflect the value of the OF0 bit in the SAICR register, and the data in the OF0 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF0, the data value at the pin will be stored in the IF0 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.
PC0	Input, output, or disconnected		Port C 0 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
	uisconnected		The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.
SCKT	Input or output		Transmitter Serial Clock —This signal provides the serial bit rate clock for the ESAI. SCKT is a clock input or output used by all enabled transmitters and receivers in synchronous mode, or by all enabled transmitters in asynchronous mode.
PC3	Input, output, or	GPIO disconnected	Port C 3 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
F US	disconnected	sconnected	The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.

Table 1-11	Enhanced Serial Audio Interface Signals	(Continued)
------------	---	-------------

Signal Name	Signal Type	State during Reset	Signal Description
SDO5 SDI0 PC6	Output Input Input, output, or disconnected	GPIO disconnected	 Serial Data Output 5—When programmed as a transmitter, SDO5 is used to transmit data from the TX5 serial transmit shift register. Serial Data Input 0—When programmed as a receiver, SDI0 is used to receive serial data into the RX0 serial receive shift register. Port C 6—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant.
SDO4 SDI1 PC7	Output Input Input, output, or disconnected	GPIO disconnected	 Serial Data Output 4—When programmed as a transmitter, SDO4 is used to transmit data from the TX4 serial transmit shift register. Serial Data Input 1—When programmed as a receiver, SDI1 is used to receive serial data into the RX1 serial receive shift register. Port C 7—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant.

Signal Name	Signal Type	State during Reset	Signal Description
SDO3	Output		Serial Data Output 3 —When programmed as a transmitter, SDO3 is used to transmit data from the TX3 serial transmit shift register. Serial Data Input 2 —When programmed as a
SDI2	Input	GPIO disconnected	receiver, SDI2 is used to receive serial data into the RX2 serial receive shift register.
	Input, output,	disconnected	Port C 8 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
PC8	or disconnected		The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.
2003	Output		Serial Data Output 2 —When programmed as a transmitter, SDO2 is used to transmit data from the TX2 serial transmit shift register.
SDO2	Input	GPIO	Serial Data Input 3 —When programmed as a receiver, SDI3 is used to receive serial data into the RX3 serial receive shift register.
SDI3	Input, output,	disconnected	Port C 9 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
PC9	or disconnected		The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.
	Output		Serial Data Output 1 —SDO1 is used to transmit data from the TX1 serial transmit shift register.
SDO1	Input, output,	GPIO disconnected	Port C 10 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.

Table 1-11	Enhanced Serial Audio Interface Signals	(Continued)
------------	---	-------------

PC10

or.

disconnected

The default state after reset is GPIO disconnected.

This input is 5 V tolerant.

Signal Name	Signal Type	State during Reset	Signal Description
SDO0 PC11	Output Input, output, or disconnected	GPIO disconnected	 Serial Data Output 0—SDO0 is used to transmit data from the TX0 serial transmit shift register. Port C 11—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant.

Table 1-11	Enhanced Serial Audio Interface Signals	(Continued)
------------	---	-------------

Digital Audio Interface (DAX)

DIGITAL AUDIO INTERFACE (DAX)

Signal Name	Туре	State During Reset	Signal Description
ACI	Input	Disconnecte d	Audio Clock Input—This is the DAX clock input. When programmed to use an external clock, this input supplies the DAX clock. The external clock frequency must be 256, 384, or 512 times the audio sampling frequency $(256 \times Fs, 384 \times Fs \text{ or } 512 \times Fs, \text{ respectively}).$
PD0	Input, output, or disconnected		Port D 0 —When the DAX is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.
ADO	Output	Disconnecte d	Digital Audio Data Output —This signal is an audio and non-audio output in the form of AES/EBU, CP340 and IEC958 data in a biphase mark format.
PD1	Input,		Port D 1 —When the DAX is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
PUI	output, or disconnected		The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.

Table 1-12 Digital Audio Interface (DAX) Signals

TIMER

Table 1-13 Timer Signal

Signal Name	Туре	State during Reset	Signal Description
TIOO	Input or Output	Input	Timer 0 Schmitt-Trigger Input/Output—When timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output. The default mode after reset is GPIO input. This can be changed to output or configured as a timer input/output through the timer 0 control/ status register (TCSR0). If TIO0 is not being used, it is recommended to either define it as GPIO output immediately at the beginning of operation or leave it defined as GPIO input but connected it to Vcc through a pull-up resistor in order to ensure a stable logic level at the input. This input is 5 V tolerant.

JTAG/OnCE INTERFACE

Signal Name	Туре	State during Reset	Signal Description	
тск	Input	Input	Test Clock —TCK is a test clock input signal used to synchronize the JTAG test logic. It has an internal pull-up resistor. This input is 5 V tolerant.	
TDI	Input	Input	Test Data Input —TDI is a test data serial input signal used for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor. This input is 5 V tolerant.	
TDO	Output	Tri- stated	Test Data Output —TDO is a test data serial output signal used for test instructions and data. TDO can be tri-stated and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.	

Signal/Connection Descriptions

JTAG/OnCE Interface

Signal Name	Туре	State during Reset	Signal Description		
TMS	TMS Input Input		test controller's state machine. TMS is sampled on the ri		Test Mode Select —TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor.
			This input is 5 V tolerant.		
TRST	Input	Input	Test Reset —TRST is an active-low Schmitt-trigger input signal used to asynchronously initialize the test controller. TRST has an internal pull-up resistor. The use of TRST is not recommended for new designs. It is recommended to leave TRST disconnected.		
			This input is 5 V tolerant.		
DE	Input/ Output Input	Debug Event —DE is an open-drain, bidirectional, active-low signal providing, as an input, a means of entering the debug mode of operation from an external command controller, and, as an output, a means of acknowledging that the chip has entered the debug mode. This signal, when asserted as an input, causes the DSP56300 core to finish the current instruction being executed, save the instruction pipeline information, enter the debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters the debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The DE has an internal pull-up resistor.			
		entered the debug mode. All other interface with the OnCE module must occur through the JTAG port. The use of \overline{DE} is not recommended for new designs. It is recommended to leave \overline{DE} disconnected. This input is not 5 V tolerant.			

SECTION 2 SPECIFICATIONS

INTRODUCTION

The DSP56362 is fabricated in high density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs. The DSP56362 specifications are preliminary and are from design simulations, and may not be fully tested or guaranteed. Finalized specifications will be published after full characterization and device qualifications are complete.

MAXIMUM RATINGS

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are pulled to an appropriate logic voltage level (e.g., either GND or V_{CC}). The suggested value for a pullup or pulldown resistor is 10 k Ω .

Note: In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Freescale Semiconductor, Inc.

Specifications

Thermal Characteristics

Rating ¹	Symbol	Value ^{1, 2}	Unit
Supply Voltage	V _{CC}	-0.3 to +4.0	V
All input voltages excluding "5 V tolerant" inputs ³	V _{IN}	GND -0.3 to V _{CC} + 0.3	V
All "5 V tolerant" input voltages ³	V _{IN5}	GND -0.3 to V _{CC} + 3.95	V
Current drain per pin excluding V_{CC} and GND	I	10	mA
Operating temperature range	Τ _J	-40 to +105	°C
Storage temperature	T _{STG}	-55 to +125	°C

Table 2-1 Maximum Ratings

Notes: 1. GND = 0 V, V_{CC} = 3.3 V ± .16V, T_J = 0°C to +100°C, CL = 50 pF

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.

3. **CAUTION**: All "5 V Tolerant" input voltages must not be more than 3.95 V greater than the supply voltage; this restriction applies to "power on", as well as during normal operation. In any case, the input voltages cannot be more than 5.75 V. "5 V Tolerant" inputs are inputs that tolerate 5 V.

THERMAL CHARACTERISTICS

Characteristic		Symbol	LQFP Value	Unit
Junction-to	p-ambient thermal resistance ¹	$R_{\theta JA}$ or θ_{JA}	45.3	°C/W
Junction-to	o-case thermal resistance ²	$R_{\theta JC}$ or θ_{JC}	10.1	°C/W
Thermal ch	naracterization parameter	Ψ_{JT}	5.5	°C/W
Notes: 1.	 Junction-to-ambient thermal resistance is based on measurements on a horizontal single- sided printed circuit board per SEMI G38-87 in natural convection.(SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Rd., Mountain View, CA 94043, (415) 964-5111.) Measurements were done with parts mounted on thermal test boards conforming to specification EIA/JESD51-3. 			
2.	Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature.			

Table 2-2	Thermal	Characteristics
	i iio i iiai	

DC Electrical Characteristics

DC ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Min	Тур	Мах	Unit
Supply voltage	V _{CC}	3.14	3.3	3.46	V
Input high voltage					
 <u>D(0:</u>23), <u>BG</u>, <u>BB</u>, <u>TA</u>, <u>DE</u>, and <u>PINIT/</u> <u>NMI</u> 	V _{IH}	2.0	_	V _{CC}	
 MOD¹/IRQ¹, RESET, and TCK/TDI/ TMS/TRST/ESAI/Timer/HDI08/ SHI_(SPI mode) pins 	V _{IHP}	2.0	_	V _{CC} + 3.95	V
 SHI_(I2C mode) pins 		1.5		V _{CC + 3.95}	
• EXTAL ⁸	V _{IHX}	$0.8 \xi V_{CC}$	—	V _{CC}	
Input low voltage					
 <u>D(0:23)</u>, <u>BG</u>, <u>BB</u>, <u>TA</u>, MOD¹/IRQ¹, RESET, PINIT/NMI 	V _{IL}	-0.3	_	0.8	
 All JTAG/ESAI/Timer/HDI08/ SHI_(SPI mode) pins 	V _{ILP}	-0.3	_	0.8	V
 SHI_(I2C mode) pins 		-0.3	—	$0.3 imes V_{CC}$	
• EXTAL ⁸	V_{ILX}	-0.3		$0.2 \xi V_{CC}$	
Input leakage current	I _{IN}	-10	—	10	μA
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I _{TSI}	-10	_	10	μA
Output high voltage • TTL (I _{OH} = –0.4 mA) ^{5,7}	V _{OH}	2.4	_		v
• CMOS (I _{OH} = –10 μιχροΑ) ⁵		V _{CC} – 0.01	—	—	
Output low voltage • TTL (I _{OL} = 3.0 mA, open-drain pins I _{OL} = 6.7 mA) ^{5,7}	V _{OL}	_	_	0.4	v
• CMOS (I _{OL} = 10 μιχροΑ) ⁵				0.01	
Internal supply current ² : (Operating frequency 100MHz for current measurements)					
In Normal mode	I _{CCI}	—	127	181	mA
In Wait mode	I _{CCW}	—	7.5	11	mA

Table 2-3 DC Electrical Characteristics⁶

AC Electrical Characteristics

Characteristics		Symbol	Min	Тур	Мах	Unit
In Stop	mode ⁴	I _{CCS}	_	100	150	μA
PLL supply	y current		—	1	2.5	mA
Input capa	icitance ⁵	C _{IN}	_	_	10	pF
Notes: 1. 2. 3. 4. 5. 6. 7. 8.	Power Consumption Consider estimated current requirements terminated (i.e., not allowed to benchmarks. The power consu- results of this benchmark. This measured with $V_{CC} = 3.3V$ at T 3.46 V at T _J = 100°C. Deleted. In order to obtain these results, terminated (i.e., not allowed to Periodically sampled and not 10 $V_{CC} = 3.3 V \pm 5\% V$; T _J = 0°C to This characteristic does not app	derations of in Normal I float). Meas mption num reflects typ J = 100°C. M all inputs, v float). 00% tested o +100°C, (oly to PCAF or the high \ nsumption,	on page 4-3 p mode. In order surements are abers in this sp ical DSP applie Maximum internation which are not of $C_L = 50 \text{ pF}$ C_L value may the minimum	rovides a formula to obtain these re- based on synthetic ecification are 90% cations. Typical int nal supply current i disconnected at St cause additional p V _{IHX} should be no	to compute the sults, all inputs r c intensive DSP 6 of the measur- ernal supply cur is measured with op mode, must	ed rrent is n V _{CC} = be

AC ELECTRICAL CHARACTERISTICS

The timing waveforms shown in the AC electrical characteristics section are tested with a V_{IL} maximum of 0.3 V and a V_{IH} minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in **Note 6** of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50% point of the respective input signal's transition. DSP56362 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.4 V and 2.4 V, respectively.

Note: Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 15 MHz and rated speed.

DSP56362 Advance Information

Internal Clocks

INTERNAL CLOCKS

Characteristics	Symbol	Expression ^{1, 2}				
Ondractenstics	Symbol	Min	Тур	Мах		
Internal operation frequency and CLKOUT with PLL enabled	f		$(Ef \times MF)/$ $(PDF \times DF)$	_		
Internal operation frequency and CLKOUT with PLL disabled	f	_	Ef/2	_		
Internal clock and CLKOUT high period						
 With PLL disabled 		—	ET _C	—		
 With PLL enabled and MF ≤ 4 	Т _Н	$0.49 imes ET_{C} imes$ PDF $ imes$ DF/MF	_	$0.51 \times ET_C \times PDF \times DF/MF$		
 With PLL enabled and MF > 4 		$0.47 \times ET_C \times PDF \times DF/MF$	_	$\begin{array}{c} 0.53 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF/MF} \end{array}$		
Internal clock and CLKOUT low period						
 With PLL disabled 		—	ET _C	—		
 With PLL enabled and MF ≤ 4 	ΤL	$0.49 \times ET_C \times PDF \times DF/MF$	—	$0.51 \times ET_C \times PDF \times DF/MF$		
 With PLL enabled and MF > 4 		$0.47 \times ET_C \times PDF \times DF/MF$	_	$0.53 \times ET_C \times PDF \times DF/MF$		
Internal clock and CLKOUT cycle time with PLL enabled	Т _С	_	ET _C × PDF × DF/MF	—		
Internal clock and CLKOUT cycle time with PLL disabled	Т _С	—	$2 \times \text{ET}_{\text{C}}$	_		
Instruction cycle time	I _{CYC}	_	т _с	—		
 Notes: 1. DF = Division Factor Ef = External frequency ET_C = External clock cycle MF = Multiplication Factor PDF = Predivision Factor T_C = internal clock cycle 2. See the PLL and Clock Generation section in the DSP56300 Family Manual for a detailed discussion of the PLL. 						

Table 2-4 Internal Clocks, CLKOUT

.

reescale Semiconductor, Inc.

LL.

EXTERNAL CLOCK OPERATION

EXTERNAL CLOCK OPERATION

The DSP56362 system clock is an externally supplied square wave voltage source connected to EXTAL(Figure 2-1)




Figure 2-1 External Clock Timing

AA0459

No.	Characteristics	Symbol	100	MHz	120 MHz	
NO.	Characteristics	Symbol	Min	Мах	Min	Max
1	Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 3 ns maximum.		0	100.0	0	120.0
2	EXTAL input high ^{1, 2}					
	 With PLL disabled (46.7%–53.3% duty cycle⁶) 	ΕΤ _Η	4.67 ns	8	0.00 ns	∞
	 With PLL enabled (42.5%–57.5% duty cycle⁶) 		4.25 ns	157.0 μs	0.00 ns	157.0 μs
3	EXTAL input low ^{1, 2}	ΕΤ _L				
	 With PLL disabled (46.7%–53.3% duty cycle⁶) 		4.67 ns	8	4.67 ns	

Table 2-5	Clock Operation	100 and 120 MHz Values
-----------	------------------------	------------------------

EXTERNAL CLOCK OPERATION

No.	Characteristics	Symbol	100	MHz	120 MHz		
NO.	Characteristics	Symbol	Min	Max	Min	Max	
	 With PLL enabled (42.5%–57.5% duty cycle⁶) 		4.25 ns	157.0 μs	4.25 ns	1570.00	
	EXTAL cycle time ²						
4	With PLL disabled	ET _C	10.00 ns	~	8.33 ns		
	With PLL enabled		10.00 ns	273.1 μs	8.33 ns	273.1 μs	
5	CLKOUT change from EXTAL fall with PLL disabled		4.3 ns	11.0 ns			
	CLKOUT rising edge from EXTAL rising edge with PLL enabled (MF = 1, PDF = 1, Ef > 15 MHz) ^{3,5}		0.0 ns	1.8 ns			
6	CLKOUT falling edge from EXTAL rising edge with PLL enabled (MF = 2 or 4, PDF = 1, Ef > 15 MHz) ^{3,5}		0.0 ns	1.8 ns			
	CLKOUT falling edge from EXTAL falling edge with PLL enabled (MF \leq 4, PDF \neq 1, Ef / PDF > 15 MHz) ^{3,5}		0.0 ns	1.8 ns			
	Instruction cycle time = $I_{CYC} = T_C^4$ See Table 2-5 (46.7%–53.3% duty cycle)						
7	 With PLL disabled 	I _{CYC}	0.00 ns	~			
	With PLL enabled		0.00 ns	8.53 μs		8.53 μs	
Notes	 Measured at 50% of the input transition The maximum value for PLL enabled is gi maximum MF. Periodically sampled and not 100% tested The maximum value for PLL enabled is gi maximum DF. The skew is not guaranteed for any other The indicated duty cycle is for the specifie a part is rated. The minimum clock high or operation, however, remains the same at therefore, when a lower clock frequency is vary from the specified duty cycle as long low time requirements are met. 						

Table 2-5 Clock Operation (Continued) 100 and 120 MHz Values

Phase Lock Loop (PLL) Characteristics

PHASE LOCK LOOP (PLL) CHARACTERISTICS

Characteristics	100	100 MHz				
Characteristics	Min	Мах	Unit			
V_{CO} frequency when PLL enabled (MF \times E_f \times 2/PDF)	30	200	MHz			
PLL external capacitor (PCAP pin to V_{CCP}) (C _{PCAP} ¹⁾						
• @ MF ≤ 4	(MF × 580) – 100	(MF × 780) – 140	рF			
• @ MF > 4	MF × 830	${\sf MF} imes 1470$	pF			
Note: C_{PCAP} is the value of the PLL capacitor (connected between the PCAP pin and V_{CCP}). The recommended value in pF for C_{PCAP} can be computed from one of the following equations: (680 × MF) – 120, for MF ≤ 4, or 1100 × MF, for MF > 4.						

Table 2-6	PLL	Characteristics
-----------	-----	-----------------

RESET, STOP, MODE SELECT, AND INTERRUPT TIMING

Table 2-7	Reset, Stop,	Mode Select	, and Interrupt	: Timing 100 an	d 120 MHz Values ⁶
-----------	--------------	-------------	-----------------	-----------------	-------------------------------

No.	Characteristics	Expression	100 MHz Expression		120	Unit	
NO.	Characteristics	Expression	Min	Мах	Min	Max	Unit
8	Delay from RESET assertion to all pins at reset value ³	_	_	26.0		26.0	ns
	Required RESET duration ⁴						
9	 Power on, external clock generator, PLL disabled 	$50 \times \text{ET}_{\text{C}}$	500.0	_	416.7		ns
	 Power on, external clock generator, PLL enabled 	$1000 \times \text{ET}_{\text{C}}$	10.0	—	8.3	_	μs
	Power on, internal oscillator	$75000 imes \text{ET}_{\text{C}}$	750	—	625	—	μs
	 During STOP, XTAL disabled (PCTL Bit 16 = 0) 	$75000 imes \text{ET}_{\text{C}}$	750	—	625	_	μs
	 During STOP, XTAL enabled (PCTL Bit 16 = 1) 	$2.5 imes T_{C}$	25.0		20.8		ns
	 During normal operation 	$2.5 imes T_{C}$	25.0	—	20.8	_	ns

Semiconductor, Inc.

Freescale

Table 2-7	Reset, Stop, Mod	e Select, and Interrup	t Timing 100 and 120 MHz Values ⁶
-----------	------------------	------------------------	--

No.	Characteristics	Evanoaian	100	100 MHz		120 MHz	
	Characteristics	Expression	Min	Max	Min	Max	Unit
10	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) ⁵						
	• Minimum	$3.25 \times T_{C} + 2.0$	34.5	_	29.1		ns
	• Maximum	20.25 T _C + 7.50		211.5		176.2	ns
11	Synchronous reset setup time from RESET deassertion to CLKOUT Transition 1 • Minimum	Т _С	5.9	_			ns
	Maximum			10.0			ns
12	Synchronous reset deasserted, delay time from the CLKOUT Transition 1 to the first external address output						
	• Minimum	$3.25 imes T_{C}$ + 2.0	33.5	—			ns
	 Maximum 	20.25 T _C + 7.5		207.5			ns
13	Mode select setup time		30.0		30.0		ns
14	Mode select hold time		0.0		0.0		ns
15	Minimum edge-triggered interrupt request assertion width		6.6	_	5.5		ns
16	Minimum edge-triggered interrupt request deassertion width		6.6	_	5.5		ns
17	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid						
17	 Caused by first interrupt instruction fetch 	$4.25 imes T_{C}$ + 2.0	44.5	—	37.4		ns
	 Caused by first interrupt instruction execution 	$7.25 imes T_{C}$ + 2.0	74.5		62.4		ns
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution	10 × T _C + 5.0	105.0	_	88.3		ns

Table 2-7	Reset, Stop	, Mode Select	, and Interrupt Tim	ning 100 and 120 MHz Value	s ⁶
-----------	-------------	---------------	---------------------	----------------------------	----------------

Na	Characteristics	Everencies	100) MHz	120	MHz	llait
No.	Characteristics	Expression	Min	Max	Min	Max	Unit
19	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts ¹	(3.75 + WS) × T _C – 10.94	_	(Note 9)	_	(Note 9)	ns
20	Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts ¹	(3.25 + WS) × T _C – 10.94	_	(Note 9)	_	(Note 9)	
	Delay from WR assertion to interrupt request deassertion for level sensitive fast interrupts ¹						
21	DRAM for all WS	(WS + 3.5) × T _C – 10.94	_	(Note 9)	_	(Note 9)	ns
	• SRAM WS =1	(WS + 3.5) × T _C – 10.94	_	(Note 9)	_	(Note 9)	ns
	• SRAM WS=2,3	1.75 × T _C – 4.0	_	(Note 9)		(Note 9)	ns
	• SRAM WS \geq 4	$2.75 imes T_{C} - 4.0$	—	(Note 9)		(Note 9)	ns
22	Synchronous interrupt setup time from IRQA, IRQB, IRQC, IRQD, NMI assertion to the CLKOUT Transition 2	$0.6 imes T_{C} - 0.1$	5.9		4.9	_	ns
23	Synchronous interrupt delay time from the CLKOUT Transition 2 to the first external address output valid caused by the first instruction fetch after coming out of Wait Processing state		02 5		70 4		
	MinimumMaximum	9.25 × T _C + 1.0 24.75 × T _C + 5.0	93.5	 252.5	78.1	 211.2	ns ns
24	Duration for IRQA assertion to recover from Stop state	$0.6 \times T_{\rm C} - 0.1$	5.9		4.9		ns

Table 2-7	Reset, Stop,	, Mode Select, an	d Interrupt Timing	100 and 120 MHz Values ⁶
-----------	--------------	-------------------	--------------------	-------------------------------------

Na	Characteriation	Evenesion	100	MHz	120	MHz	Unit
No.	Characteristics	Expression	Min	Мах	Min	Max	Unit
	Delay from IRQA assertion to fetch of first instruction (when exiting Stop) ^{2, 3}						
25	 PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0) 	$eq:plc_state_plc_$	1.3	13.6	_	_	ms
	 PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1) 	PLC × ET _C × PDF + (23.75 \pm 0.5) × T _C	232.5 ns	12.3 ms	_	_	
	 PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay) 	$(8.25\pm0.5)\times T_{C}$	77.5	87.5	64.6	72.9	ns
	Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop) ^{2, 3}						
26	 PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0) 	PLC \times ET _C \times PDF + (128K – PLC/2) \times T _C	13.6				ms
	 PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1) 	$\begin{array}{l} PLC\timesET_{C}\timesPDF \texttt{+}\\ (20.5\pm0.5)\timesT_{C} \end{array}$	12.3	_			ms
	 PLL is active during Stop (PCTL Bit 17 = 1) (implies no Stop delay) 	$5.5 imes T_{C}$	55.0		45.8		ns
	Interrupt Requests Rate						
27	 HI08, ESAI, SHI, Timer DMA IRQ, NMI (edge trigger) IRQ, NMI (level trigger) 	12T _C 8T _C 8T _C 12T _C		120.0 80.0 80.0 120.0		100.0 66.7 66.7 100.0	ns ns ns ns

Reset, Stop, Mode Select, and Interrupt Timing

Table 2-7	Reset. Stop. Mode	Select, and Interru	ot Timina	100 and 120 MHz Values ⁶

Na	Characteristics	Everacion	100	100 MHz		120 MHz		
No.	Characteristics	Expression	Min	Мах	Min	Max	Unit	
	DMA Requests Rate							
28	 Data read from HI08, ESAI, SHI 	6T _C	_	60.0	—	50.0	ns	
	 Data write to HI08, ESAI, SHI 	7T _C	_	70.0		58.0	ns	
	Timer	2T _C	—	20.0	—	16.7	ns	
	 IRQ, NMI (edge trigger) 	ЗТ _С	—	30.0	—	25.0	ns	

DSP56362 Advance Information

Table 2-7	Reset, Stop, Mo	ode Select, and Inf	terrupt Timing 100	0 and 120 MHz Values ⁶
-----------	-----------------	---------------------	--------------------	-----------------------------------

Na		Characteristics	Everacion	100	100 MHz		MHz	Unit	
No.		Characteristics	Expression	Min	Max	Min	Max	Unit	
29	IRQD, extern	from IRQA, IRQB, IRQC, NMI assertion to al memory (DMA source) s address out valid	4.25 × T _C + 2.0	44.0	_	37.4		ns	
Note	s: 1.	When using fast interrupts a 19 through 21 apply to prev deasserted Edge-triggered recommended when using I	ent multiple interrupt servic mode is recommended who	e. To av	oid these t	iming restri	ctions, the	C	
	2.	This timing depends on sev For PLL disable, using inter disabled during Stop (PCTL stable before executing pro- the proper delay. While it is specifications do not guarar For PLL disable, using inter Bit 17=1), no stabilization de ignored). For PLL disable, using exter time will be defined by the F For PLL enable, if PCTL Bit the PLL to get locked. The F of 0 to 1000 cycles. This pro- will end when the last of the procedure completion. PLC value for PLL disable is The maximum value for ET 100 MHz it is 4096/100 MHz constant, and their width maximum value for et an of the start of the	nal oscillator (PLL Control Bit 17 = 0), a stabilization grams. In that case, resettin possible to set OMR Bit 6 intee timings for that case. nal oscillator (PCTL Bit 16 elay is required and recove mal clock (PCTL Bit 16 = 1) PCTL Bit 17 and OMR Bit 6 17 is 0, the PLL is shutdow PLL lock procedure duratio ocedure occurs in parallel v se two events occurs. The s 0. c is 4096 (maximum MF) di z = 40.96 μ s). During the sta	delay is ng the St = 1, it is i = 0) and ry time w), no stab settings vn during n, PLL Lo vith the s stop dela	required to op delay ((not recommodely) vill be minin villization de g Stop. Rec ock Cycles top delay of ay counter the desire	assure the OMR Bit 6 enabled dur mal (OMR f elay is requi covering fro (PLC), ma counter, and completes o d internal fr	e oscillator = 0) will pro- d these ring Stop (Bit 6 setting ired and re om Stop re- y be in the d stop reco count or Pl requency (is ovide PCTL g is covery quires range overy LL lock i.e., for	
	3. 4.								
	5.	If PLL does not lose lock							
	6.	V_{CC} = 3.3 V \pm 0.16 V; T_J = 0	=						
	7.	WS = number of wait states		, numbei	of T _C)				
	8.	Use expression to compute							
	9.	These values depend on the	e number of wait states (W	S) select	ed				

Freescale Semiconductor, Inc.

Specifications

Reset, Stop, Mode Select, and Interrupt Timing






Figure 2-3 Synchronous Reset Timing

DSP56362 Advance Information



Reset, Stop, Mode Select, and Interrupt Timing








Figure 2-8 Recovery from Stop State Using IRQA




Figure 2-9 Recovery from Stop State Using IRQA Interrupt Service




Figure 2-10 External Memory Access (DMA Source) Timing

EXTERNAL MEMORY EXPANSION PORT (PORT A)

SRAM Timing

No.	Characteristics	Symbol	– . 1	100	MHz	120 MHz		Unit
NO.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Unit
			$(WS + 1) \times T_C - 4.0$ [1 ≤ WS ≤ 3]	16.0		12.0		ns
100	Address valid and AA assertion pulse width	t _{RC} , t _{WC}	$\begin{array}{c} (\text{WS + 2}) \times \text{T}_{\text{C}} - 4.0 \\ [4 \leq \text{WS} \leq 7] \end{array}$	56.0	—	46.0	—	ns
	width		$\begin{array}{c} (\text{WS + 3}) \times \text{T}_{\text{C}} - 4.0 \\ [\text{WS} \geq 8] \end{array}$	106.0	_	87.0	—	ns
101	Address and AA valid to WR	t _{AS}	100 MHz: 0.25 × T _C − 2.0 [WS = 1]	0.5	_	0.1	_	ns
	assertion		$1.25 \times T_{C} - 2.0$ [WS ≥ 4]	10.5	_	8.4	_	ns
			100 MHz: 1.5 × T _C − 4.0 [WS = 1]	11.0	—	8.5	—	ns
102	WR assertion pulse width	t _{WP}	All frequencies: WS \times T _C – 4.0 [2 \leq WS \leq 3]	16.0	_	12.7	_	ns
			$\begin{array}{l} (WS-0.5)\times T_C-4.0\\ [WS\geq 4] \end{array}$	31.0		25.2	—	
			100 MHz: 0.25 × T _C − 2.0 [1 ≤ WS ≤ 3]	0.5	_	0.1	_	
			$1.25 \times T_{C} - 2.0$ [4 ≤ WS ≤ 7]	10.5	—	8.4	—	
103	WR deassertion to address not valid	t _{WR}	2.25 × T _C − 2.0 [WS ≥ 8]	20.5	_	16.7	—	ns
			All frequencies: 1.25 × T _C – 4.0 [4 ≤ WS ≤ 7]	8.5	—	6.4	—	
			$2.25 \times T_{C} - 4.0$ [WS ≥ 8]	18.5	_	14.7	—	
104	Address and AA valid to input data valid	t _{AA} , t _{AC}	100 MHz: (WS + 0.75) × $T_C - 7.0$ [WS ≥ 1]		10.5		7.6	ns

Table 2-8 SRAM Read and Write Accesses 100 and 120 MHz³

Semiconductor, Inc.

Freescale

Table 2-8	SRAM Read and Write Accesses 100 and 120 MHz ³	(Continued)
-----------	---	-------------

No.	Characteristics	Symbol	- . 1	100	MHz	120	Unit	
NO.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Unit
105	RD assertion to input data valid	t _{OE}	100 MHz: (WS + 0.25) × T _C − 7.0 [WS ≥ 1]	_	5.5	_	3.4	ns
106	RD deassertion to data not valid (data hold time)	t _{OHZ}		0.0	_	0.0	_	ns
107	Address valid to WR deassertion ²	t _{AW}	$(WS + 0.75) \times T_C - 4.0$ [WS ≥ 1]	13.5	_	10.6	_	ns
108	Data valid to WR deassertion (data setup time)	t _{DS} (t _{DW})	100 MHz: (WS – 0.25) × T _C – 3.0 [WS ≥ 1]	4.5	_	3.2	_	ns
	Data hold time		100 MHz: $0.25 \times T_{C} - 2.0$ $[1 \le WS \le 3]$	0.5	_	0.1	_	
109	from WR deassertion	t _{DH}	1.25 × T _C − 2.0 [4 ≤ WS ≤ 7]	10.5	_	8.4	_	ns
			$\begin{array}{l} 2.25\times T_{C}-2.0\\ [WS\geq 8] \end{array}$	20.5	_	16.7	_	
			0.75 × T _C – 3.7 [WS = 1]	_	_	2.5		
110	WR assertion to data active		$0.25 \times T_{C} - 3.7$ [2 ≤ WS ≤ 3]	_	_	0.0	_	ns
			$-0.25 \times T_{C} - 3.7$ [WS ≥ 4]	_	_	0.0	_	
	WR deassertion to		0.25 × T _C + 0.2 [1 ≤ WS ≤ 3]	_			2.3	
111	data high impedance		1.25 × T _C + 0.2 [4 ≤ WS ≤ 7]	_	_	_	10.6	ns
			2.25 × T _C + 0.2 [WS ≥ 8]				18.9	
	Previous RD		$1.25 \times T_{C} - 4.0$ [1 ≤ WS ≤ 3]	_	_	6.4		
112	deassertion to data active (write)		2.25 × T _C − 4.0 [4 ≤ WS ≤ 7]	_	_	14.7	_	ns
			$3.25 \times T_C - 4.0$ [WS ≥ 8]	_	_	23.1		

External Memory Expansion Port (Port A)

					MHz	120	MHz	
No.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Unit
110	RD deassertion		100 MHz $0.75 \times T_{C} - 4.0$ $[1 \le WS \le 3]$	3.5		2.2		
113	time		$1.75 \times T_{C} - 4.0$ [4 ≤ WS ≤ 7]	13.5	_	10.6	_	ns
			$2.75 \times T_{C} - 4.0$ [WS ≥ 8]	23.5	_	18.9	—	
			100 MHz $0.5 \times T_{C} - 4.0$ [WS = 1]	1.0	_	0.2	_	
114 WR deassertion time		$T_{C} - 2.0$ $[2 \le WS \le 3]$	6.0	_	6.3	_	ns	
			$\begin{array}{l} 2.5 \times T_C - 4.0 \\ [4 \leq WS \leq 7] \end{array}$	21.0	—	16.8	_	
			$3.5 \times T_{C} - 4.0$ [WS ≥ 8]	31.0	—	25.2	_	
115	Address valid to RD assertion		$\begin{array}{c} 100 \text{ MHz} \\ 0.5 \times \text{T}_{\text{C}} - 4.0 \end{array}$		—	0.2	_	ns
116	RD assertion pulse width		100 MHz (WS + 0.25) × T _C –4.0	8.5	—	6.4	_	ns
			100 MHz $0.25 \times T_{C} - 2.0$ $[1 \le WS \le 3]$	0.5	_	0.1	_	
117	RD deassertion to address not valid		$1.25 \times T_{C} - 2.0$ [4 ≤ WS ≤ 7]	10.5	_	8.4	_	ns
			$\begin{array}{l} 2.25\times T_{C}-2.0\\ [WS\geq 8] \end{array}$	20.5	—	16.7	_	
118	TA setup before RD or WR deassertion ⁴		$0.25 \times T_{C} + 2.0$	4.5	_	4.1	_	ns
119	TA hold after RD or WR deassertion			0		0.0	_	ns
Notes	 Timings 100, 1 All timings for 1 In the case of 1 remain active 	07 are guar 100 MHz are TA negation	states specified in the BCR. anteed by design, not tested. e measured from 0.5 · Vcc to .05 · : timing 118 is relative to the deasse are not specified for 100 MHz.		ge of RI	D or WF	Rwere	TA to

Table 2-8 SRAM Read and Write Accesses 100 and 120 MHz ³	' (Continued)
---	---------------

External Memory Expansion Port (Port A)




Figure 2-12 SRAM Write Access

DRAM Timing

The selection guides provided in Figure 2-13 and Figure 2-16 should be used for primary selection only. Final selection should be based on the timing provided in the following tables. As an example, the selection guide suggests that 4 wait states must be used for 100 MHz operation when using Page Mode DRAM. However, by using the information in the appropriate table, a designer may choose to evaluate whether fewer wait states might be used by determining which timing prevents operation at 100 MHz, running the chip at a slightly lower frequency (e.g., 95 MHz), using faster DRAM (if it becomes available), and control factors such as capacitive and resistive load to improve overall system performance.




Figure 2-13 DRAM Page Mode Wait States Selection Guide

No.	Characteristics	Symbol	Expression	20 N	lHz ⁶	30 MHz ⁶		Unit
NO.	Characteristics	Symbol	LAPICSSION	Min	Max	Min	Max	onn
131	Page mode cycle time for two consecutive accesses of the same direction	t _{PC}	$2 \times T_{C}$	100.0	_	66.7	_	ns
	Page mode cycle time for mixed (read and write) accesses.	ΨC	1.25 x Tc	62.5		41.7		113
132	CAS assertion to data valid (read)	t _{CAC}	T _C – 7.5	_	42.5	_	25.8	ns
133	Column address valid to data valid (read)	t _{AA}	$1.5 imes T_{C} - 7.5$		67.5	_	42.5	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0	_	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$0.75 imes T_C - 4.0$	33.5	_	21.0	_	ns
136	Previous CAS deassertion to RAS deassertion	t _{RHCP}	$2 \times T_{C} - 4.0$	96.0	_	62.7	_	ns
137	CAS assertion pulse width	t _{CAS}	$0.75 \times T_C - 4.0$	33.5	_	21.0	_	ns
138	Last CAS deassertion to RAS deassertion ⁴ • BRW[1:0] = 00 • BRW[1:0] = 01 • BRW[1:0] = 10 • BRW[1:0] = 11	t _{CRP}	$1.75 \times T_{C} - 6.0$ $3.25 \times T_{C} - 6.0$ $4.25 \times T_{C} - 6.0$ $6.25 \times T_{C} - 6.0$	81.5 156.5 206.5 306.5	 	52.3 102.2 135.5 202.1	 	ns
139	CAS deassertion pulse width	t _{CP}	$0.5 imes T_C - 4.0$	21.0		12.7		ns
140	Column address valid to CAS assertion	t _{ASC}	$0.5 imes T_C - 4.0$	21.0	_	12.7	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$0.75 \times T_{C} - 4.0$	33.5	_	21.0	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$2 \times T_{C} - 4.0$	96.0	_	62.7	_	ns
143	WR deassertion to CAS assertion	t _{RCS}	$0.75 imes T_C - 3.8$	33.7	_	21.2	_	ns
144	CAS deassertion to WR assertion	t _{RCH}	$0.25 imes T_C - 3.7$	8.8	_	4.6	_	ns
145	CAS assertion to WR deassertion	t _{WCH}	$0.5 imes T_C - 4.2$	20.8		12.5		ns

Table 2-9DRAM Page Mode Timings, One Wait State(Low-Power Applications)

No.	Characteristics	Symbol	Expression	20 N	lHz ⁶	30 MHz ⁶		Unit
110.	Characteristics	Cymbol	Expression	Min	Max	Min	Max	
146	WR assertion pulse width	t _{WP}	$1.5 imes T_{C} - 4.5$	70.5		45.5	_	ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$1.75 imes T_{C} - 4.3$	83.2	_	54.0	_	ns
148	WR assertion to CAS deassertion	t _{CWL}	$1.75 imes T_{C} - 4.3$	83.2	_	54.0	_	ns
149	Data valid to CAS assertion (Write)	t _{DS}	$0.25 \times T_C - 4.0$	8.5	_	4.3	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$0.75 imes T_{C} - 4.0$	33.5	_	21.0	_	ns
151	WR assertion to CAS assertion	t _{wcs}	T _C -4.3	45.7	_	29.0	_	ns
152	Last RD assertion to RAS deassertion	t _{ROH}	$1.5 imes T_{C} - 4.0$	71.0	_	46.0	_	ns
153	RD assertion to data valid	t _{GA}	T _C – 7.5	_	42.5	—	25.8	ns
154	RD deassertion to data not valid ⁵	t _{GZ}		0.0	_	0.0	_	ns
155	WR assertion to data active		$0.75\times T_C^{}-0.3$	37.2		24.7		ns
156	WR deassertion to data high impedance		$0.25 imes T_{C}$		12.5	_	8.3	ns
Notes:	impedance 1. The number of wait states 2. The refresh period is speci 3. All the timings are calculated	fied in the D	ode access is speci CR.		e DCR.			

Table 2-9DRAM Page Mode Timings, One Wait State
(Low-Power Applications)^{1, 2, 3} (Continued)

All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals 2 × T_C for read-after-read or write-after-write sequences).

 BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.

6. Reduced DSP clock speed allows use of Page Mode DRAM with one Wait state. See Figure 2-13.

Table 2-10	DRAM Page Mode	Timings, Two	Wait States ^{1, 2, 3, 7}
------------	----------------	--------------	-----------------------------------

No.	Characteristics	Symbol	Expression	80 1	Unit	
NO.	Gharacteristics	Symbol	Expression	Min	Max	Onne
131	Page mode cycle time for two consecutive accesses of the same direction	t _{PC}	3 × T _C	37.5	_	ns
	Page mode cycle time for mixed (read and write) accesses.		2.75 x Tc	34.4 —		

Table 2-10	DRAM Page Mode Timings, Two Wait States ^{1, 2, 3, 7}	(Continued)
------------	---	-------------

—						
No.	o. Characteristics		Expression	80 1	Unit	
		Symbol		Min	Мах	
132 (CAS assertion to data valid (read)	t _{CAC}	$1.5 imes T_C - 6.5$	—	12.3	ns
100	Column address valid to data valid (read)	t _{AA}	$2.5\times T_C-6.5$	_	24.8	ns
104	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0		ns
135 j	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$1.75 \times T_C - 4.0$	17.9		ns
1.00	Previous \overline{CAS} deassertion to \overline{RAS} deassertion	t _{RHCP}	$3.25\times T_C-4.0$	36.6	_	ns
137 (CAS assertion pulse width	t _{CAS}	$1.5 imes T_C - 4.0$	14.8	_	ns
138	Last CAS deassertion to RAS deassertion ⁵ • BRW[1:0] = 00 • BRW[1:0] = 01 • BRW[1:0] = 10 • BRW[1:0] = 11	t _{CRP}	$2.0 \times T_{C} - 6.0$ $3.5 \times T_{C} - 6.0$ $4.5 \times T_{C} - 6.0$ $6.5 \times T_{C} - 6.0$	19.0 37.8 50.3 75.3		ns
139	CAS deassertion pulse width	t _{CP}	$1.25 imes T_C - 4.0$	11.6		ns
140 (Column address valid to \overline{CAS} assertion	t _{ASC}	$T_{C} - 4.0$	8.5	_	ns
	CAS assertion to column address not valid	t _{CAH}	$1.75 imes T_{C} - 4.0$	17.9	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$3 imes T_C - 4.0$	33.5	_	ns
143	WR deassertion to CAS assertion	t _{RCS}	$1.25\times T_C-3.8$	11.8		ns
144 (CAS deassertion to WR assertion	t _{RCH}	$0.5 imes T_C - 3.7$	2.6		ns
145	CAS assertion to WR deassertion	t _{WCH}	$1.5 imes T_C - 4.2$	14.6	_	ns
146	WR assertion pulse width	t _{WP}	$2.5\times T_C-4.5$	26.8	_	ns
147 j	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$2.75\times T_C-4.3$	30.1	_	ns
148	WR assertion to CAS deassertion	t _{CWL}	$2.5\times T_C-4.3$	27.0	_	ns
149	Data valid to \overline{CAS} assertion (write)	t _{DS}	$0.25\times T_C-3.0$	0.1	_	ns
150 (CAS assertion to data not valid (write)	t _{DH}	$1.75 \times T_C - 4.0$	17.9	—	ns
151	WR assertion to CAS assertion	t _{WCS}	$T_{C} - 4.3$	8.2		ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$2.5\times T_C-4.0$	27.3	_	ns
153 <mark>i</mark>	RD assertion to data valid	t _{GA}	$1.75 \times T_C - 6.5$	—	15.4	ns
154 <mark>i</mark>	RD deassertion to data not valid ⁶	t _{GZ}		0.0	_	ns
155	WR assertion to data active		$0.75 imes T_{C} - 0.3$	9.1	_	ns

Table 2-10 DRAM Page Mode Timings, Two Wait States ^{1, 2, 3, 7} (Continued	Table 2-10	DRAM Page Mode Timings	, Two Wait States ^{1, 2, 3, 7}	(Continued)
---	------------	------------------------	---	-------------

No.		Characteristics	Symbol	Expression	80 MHz		Unit				
NO.		Characteristics Symbol Expression Unit Min Max									
100	$\begin{tabular}{ c c c c c } \hline \hline WR & deassertion to data high & 0.25 \times T_C & - & 3.1 \\ \hline impedance & & & & \\ \hline \end{array}$						ns				
Notes:	2. 3. 4. 5.	The number of wait states for Page more The refresh period is specified in the D The asynchronous delays specified in All the timings are calculated for the way (e.g., t_{PC} equals $3 \times T_C$ for read-after-I BRW[1:0] (DRAM Control Register bits in each DRAM out-of-page access. RD deassertion will always occur after and not t_{GZ} . There are not any fast enough DRAMs Figure 2-13.	OCR. the express orst case. S read or write o) defines th CAS deass	ions are valid for DSP5 ome of the timings are b e-after-write sequences). e number of wait states t ertion; therefore, the res	etter for that shou stricted to	uld be in ming is	serted t _{OFF}				

 Table 2-11
 DRAM Page Mode Timings, Three Wait States^{1, 2, 3}

No.	Characteristics Symbol		Expression	100 MHz		Unit
NO.	Characteristics	Symbol	Expression	Min	Max	Unit
131	Page mode cycle time for two consecutive accesses of the same direction	t _{PC}	$4 \times T_{C}$	40.0		ns
	Page mode cycle time for mixed (read and write) accesses.	ime for mixed (read		35.0	_	
132	CAS assertion to data valid (read)	t _{CAC}	100 MHz : $2 \times T_C - 7.0$		13.0	ns
133	Column address valid to data valid (read)	t _{AA}	100 MHz : $3 \times T_C - 7.0$		23.0	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$2.5\times T_C-4.0$	21.0	—	ns
136	Previous CAS deassertion to RAS deassertion	t _{RHCP}	$4.5 imes T_C - 4.0$	41.0	_	ns
137	CAS assertion pulse width	t _{CAS}	$2 \times T_C - 4.0$	16.0	—	ns
	Last CAS deassertion to RAS assertion ⁵					
138	• BRW[1:0] = 00	topp	$2.25\times T_C-6.0$	—	—	ns
	• BRW[1:0] = 01	t _{CRP}	$3.75\times T_C-6.0$		—	113
	• BRW[1:0] = 10		$4.75\times T_C-6.0$		—	
	• BRW[1:0] = 11		$6.75\times T_C-6.0$	61.5		

					(
No. Characteristics		Symbol	Expression	100 MHz		Unit				
NO.	Characteristics	Symbol	Expression	Min	Max					
139	CAS deassertion pulse width	t _{CP}	$1.5 imes T_C - 4.0$	11.0		ns				
140	Column address valid to CAS assertion	t _{ASC}	T _C - 4.0	6.0		ns				
141	CAS assertion to column address not valid	t _{CAH}	$2.5 imes T_C - 4.0$	21.0	_	ns				
142	Last column address valid to RAS deassertion	t _{RAL}	$4 \times T_C - 4.0$	36.0	_	ns				
143	WR deassertion to CAS assertion	t _{RCS}	100 MHz : 1.25 × T _C – 4.0	8.5		ns				
144	CAS deassertion to WR assertion	t _{RCH}	100 MHz : 0.75 × T _C – 4.0	3.5		ns				
145	CAS assertion to WR deassertion	t _{WCH}	$2.25\times T_C-4.2$	18.3	_	ns				
146	WR assertion pulse width	t _{WP}	$3.5 imes T_C - 4.5$	30.5	_	ns				
147	Last WR assertion to RAS deassertion	t _{RWL}	$3.75\times T_C-4.3$	33.2	—	ns				
148	WR assertion to CAS deassertion	t _{CWL}	$3.25\times T_C-4.3$	28.2		ns				
149	Data valid to \overline{CAS} assertion (write)	t _{DS}	$0.5\times T_C-4.0$	1.0	_	ns				
150	CAS assertion to data not valid (write)	t _{DH}	$2.5\times T_C-4.0$	21.0	_	ns				
151	WR assertion to CAS assertion	t _{WCS}	$1.25\times T_C-4.3$	8.2	_	ns				
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$3.5 imes T_C - 4.0$	31.0	_	ns				
153	RD assertion to data valid	t _{GA}	100 MHz : $2.5 \times T_{C} - 7.0$		18.0	ns				
154	RD deassertion to data not valid ⁶	t _{GZ}		0.0		ns				
155	WR assertion to data active		$0.75 \times T_C - 0.3$	7.2		ns				
156	WR deassertion to data high impedance		$0.25 \times T_{C}$		2.5	ns				
Notes	Impedance Impedance Notes: 1. The number of wait states for Page mode access is specified in the DCR. 2. The refresh period is specified in the DCR. 3. The asynchronous delays specified in the expressions are valid for DSP56362.									

Table 2-11 DRAM Page Mode Timings, Three Wait States^{1, 2, 3} (Continued)

4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $4\times T_C$ for read-after-read or write-after-write sequences).

5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of page-access.

RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is 6. t_{OFF} and not t_{GZ} .

	Table 2-12	DRAM Page Mode Timir	ngs, Four Wait States 1	00 and 120MHz ^{1, 2, 3}
--	------------	----------------------	-------------------------	----------------------------------

No.	Characteristics	Symbol	Symbol Expression)0 MHz 12		120 MHz	
NO.	Characteristics	Symbol	Expression	Min	Max	Min	Мах	Unit
131	Page mode cycle time for two consecutive accesses of the same direction	t _{PC}	$5 \times T_{C}$	50.0	_	41.7		ns
	Page mode cycle time for mixed (read and write) accesses.		$4.5 \times T_{C}$	45.0	_	37.5		
132	CAS assertion to data valid (read)	t _{CAC}	100 MHz : 2.75 × T _C – 7.0	—	20.5	—	15.9	ns
133	Column address valid to data valid (read)	t _{AA}	100 MHz : $3.75 \times T_{C} - 7.0$	_	30.5	_	24.2	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0	_	ns
135	Last CAS assertion to RAS deassertion	t _{RSH}	$3.5 imes T_C - 4.0$	31.0	_	25.2	_	ns
136	Previous CAS deassertion to RAS deassertion	t _{RHCP}	$6 imes T_{C} - 4.0$	56.0	_	46.0	_	ns
137	CAS assertion pulse width	t _{CAS}	$2.5 imes T_C - 4.0$	21.0	—	16.8		ns
138	Last CAS deassertion to RAS assertion ⁵ BRW[1:0] = 00 BRW[1:0] = 01 BRW[1:0] = 10 BRW[1:0] = 11 	t _{CRP}	$\begin{array}{c} 2.75 \times T_{C} - 6.0 \\ 4.25 \times T_{C} - 6.0 \\ 5.25 \times T_{C} - 6.0 \\ 7.25 \times T_{C} - 6.0 \end{array}$	 46.5 66.5		 37.7 54.4		ns
139	CAS deassertion pulse width	t _{CP}	$2 \times T_{\rm C} - 4.0$	16.0		12.7		ns
140	Column address valid to CAS assertion	t _{ASC}	T _C – 4.0	6.0		4.3		ns
141	CAS assertion to column address not valid	t _{CAH}	$3.5 imes T_C - 4.0$	31.0	_	25.2	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$5 imes T_{C} - 4.0$	46.0	_	37.7	_	ns
143	\overline{WR} deassertion to \overline{CAS} assertion	t _{RCS}	100 MHz : 1.25 × T _C – 4.0	8.5	_	6.4	_	ns
144	\overline{CAS} deassertion to \overline{WR} assertion	t _{RCH}	100 MHz : 1.25 × T _C − 4.0	8.5	_	6.4	_	ns
145	\overline{CAS} assertion to \overline{WR} deassertion	t _{WCH}	$3.25 imes T_C - 4.2$	28.3		22.9		ns
146	WR assertion pulse width	t _{WP}	$4.5 imes T_{C} - 4.5$	40.5	—	33.0	_	ns


MOTOROLA

Na	Oh and stanistics	O. make al	_ .	100 MHz		120 MHz		11
No.	Characteristics	Symbol	ymbol Expression		Max	Min	Max	Unit
147	Last WR assertion to RAS deassertion	t _{RWL}	$4.75 imes T_{C} - 4.3$	43.2	_	35.3	_	ns
148	WR assertion to CAS deassertion	t _{CWL}	$3.75\times T_C-4.3$	33.2	_	26.9		ns
149	Data valid to \overline{CAS} assertion (write)	t _{DS}	$0.5 imes T_C - 4.0$	1.0	_	0.2	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$3.5 imes T_C - 4.0$	31.0	_	25.2		ns
151	WR assertion to CAS assertion	t _{WCS}	$1.25\times T_C-4.3$	8.2	_	6.1	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$4.5 imes T_C - 4.0$	41.0	_	33.5	—	ns
153	RD assertion to data valid	t _{GA}	100 MHz : 3.25 × T _C – 7.0	_	25.5	_	20.1	ns
154	RD deassertion to data not valid ⁶	t _{GZ}		0.0	_	0.0	—	ns
155	WR assertion to data active		$0.75 \times T_C - 0.3$	7.2	_	5.9		ns
156	WR deassertion to data high impedance		$0.25 imes T_{C}$	_	2.5	_	2.1	ns
Notes:								

4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals 3 × T_C for read-after-read or write-after-write sequences).

5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

6. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.



DSP56362 Advance Information

RAS } 136 135 ์131 CAS 137 139 **์138** 140 141 142 Row Column Last Column Column A0-A17 Add Address Address Address (143)) WR 132 133 152 153 RD 134 154 D0-D23 Data In Data In Data In AA0474

External Memory Expansion Port (Port A)

Figure 2-15 DRAM Page Mode Read Accesses

External Memory Expansion Port (Port A)






Table 2-13 D	DRAM Out-of-Page and Refresh Tin	nings, Four Wait States ^{1, 2}
--------------	----------------------------------	---

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
				Min	Max	Min	Max	
157	Random read or write cycle time	t _{RC}	$5 \times T_{C}$	250.0		166.7		ns
158	RAS assertion to data valid (read)	t _{RAC}	$2.75 imes T_{C} - 7.5$	_	130.0	_	84.2	ns
159	CAS assertion to data valid (read)	t _{CAC}	$1.25 imes T_{C} - 7.5$	_	55.0	_	34.2	ns
160	Column address valid to data valid (read)	t _{AA}	1.5 × T _C – 7.5	_	67.5	_	42.5	ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$1.75 imes T_{C} - 4.0$	83.5	_	54.3		ns

Freescale Semiconductor, Inc.

Table 2-13	DRAM Out-of-Page and Refresh	Timings, Four Wait States ¹	^{, 2} (Continued)
------------	------------------------------	--	----------------------------

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
				Min	Max	Min	Мах	
163	RAS assertion pulse width	t _{RAS}	$3.25 \times T_{C} - 4.0$	158.5		104.3		ns
164	CAS assertion to RAS deassertion	t _{RSH}	$1.75 imes T_{C} - 4.0$	83.5	_	54.3		ns
165	RAS assertion to CAS deassertion	t _{CSH}	$2.75 \times T_{C} - 4.0$	133.5	_	87.7	_	ns
166	CAS assertion pulse width	t _{CAS}	$1.25 \times T_{C} - 4.0$	58.5	_	37.7	_	ns
167	RAS assertion to CAS assertion	t _{RCD}	$1.5 imes T_C \pm 2$	73.0	77.0	48.0	52.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.25 imes T_{C} \pm 2$	60.5	64.5	39.7	43.7	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$2.25 \times T_{C} - 4.0$	108.5	_	71.0	_	ns
170	CAS deassertion pulse width	t _{CP}	$1.75 imes T_{C} - 4.0$	83.5	_	54.3	_	ns
171	Row address valid to RAS assertion	t _{ASR}	$1.75 imes T_{C} - 4.0$	83.5	_	54.3	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.25 \times T_{C} - 4.0$	58.5	_	37.7	_	ns
173	Column address valid to CAS assertion	t _{ASC}	$0.25 \times T_{C} - 4.0$	8.5	_	4.3	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$1.75 imes T_{C} - 4.0$	83.5	_	54.3	_	ns
175	RAS assertion to column address not valid	t _{AR}	$3.25 \times T_{C} - 4.0$	158.5	_	104.3		ns
176	Column address valid to RAS deassertion	t _{RAL}	$2 \times T_C - 4.0$	96.0	_	62.7		ns
177	\overline{WR} deassertion to \overline{CAS} assertion	t _{RCS}	1.5 × T _C – 3.8	71.2	_	46.2		ns
178	\overline{CAS} deassertion to \overline{WR} assertion	t _{RCH}	$0.75 imes T_{C} - 3.7$	33.8	_	21.3	_	ns
179	\overline{RAS} deassertion to \overline{WR} assertion	t _{RRH}	$0.25 \times T_{C} - 3.7$	8.8	_	4.6	_	ns
180	CAS assertion to WR deassertion	t _{WCH}	$1.5 imes T_{C} - 4.2$	70.8	_	45.8	_	ns
181	RAS assertion to WR deassertion	t _{WCR}	$3 imes T_C - 4.2$	145.8	_	95.8	_	ns

External Memory Expansion Port (Port A)

Table 2-13 DRAM Out-of-Page and Refresh Timings, Four Wait States ^{1, 2}	² (Continued)
---	--------------------------

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
				Min	Max	Min	Max	Sint
182	WR assertion pulse width	t _{WP}	$4.5 imes T_{C} - 4.5$	220.5		145.5		ns
183	WR assertion to RAS deassertion	t _{RWL}	$4.75 imes T_{C} - 4.3$	233.2	_	154.0	_	ns
184	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$4.25 imes T_{C} - 4.3$	208.2	_	137.4	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$2.25 \times T_{C} - 4.0$	108.5	_	71.0	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$1.75 imes T_{C} - 4.0$	83.5	_	54.3	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$3.25 \times T_{C} - 4.0$	158.5	_	104.3	_	ns
188	WR assertion to CAS assertion	t _{wcs}	$3 imes T_C - 4.3$	145.7	_	95.7	_	ns
189	\overline{CAS} assertion to \overline{RAS} assertion (refresh)	t _{CSR}	$0.5 imes T_C - 4.0$	21.0	_	12.7	_	ns
190	RAS deassertion to CAS assertion (refresh)	t _{RPC}	$1.25 \times T_{C} - 4.0$	58.5	_	37.7	_	ns
191	RD assertion to RAS deassertion	t _{ROH}	$4.5 imes T_C - 4.0$	221.0	_	146.0	_	ns
192	RD assertion to data valid	t _{GA}	$4 imes T_C - 7.5$		192.5	—	125.8	ns
193	RD deassertion to data not valid ³	t _{GZ}		0.0	_	0.0	_	ns
194	WR assertion to data active		$0.75 imes T_{C} - 0.3$	37.2		24.7		ns
195	WR deassertion to data high impedance		$0.25 imes T_{C}$	_	12.5	_	8.3	ns

The refresh period is specified in the DCR. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t_{OFF} and 3. not t_{GZ}.

Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states. See 4. Figure 2-16.

Table 2-14	DRAM Out-of-Page and Refres	sh Timings, Eight Wait States ^{1, 2}
------------	-----------------------------	---

		Querra ha a l	3	80 1	MHz	11
No.	Characteristics ⁴	Symbol	Expression ³	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	9×T _C	112. 5	_	ns
158	RAS assertion to data valid (read)	t _{RAC}	$4.75 imes T_{C} - 6.5$		52.9	ns
159	CAS assertion to data valid (read)	t _{CAC}	$2.25 \times T_C - 6.5$	-	21.6	ns
160	Column address valid to data valid (read)	t _{AA}	$3 imes T_C - 6.5$	—	31.0	ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$3.25 imes T_C - 4.0$	36.6	_	ns
163	RAS assertion pulse width	t _{RAS}	$5.75 imes T_{C} - 4.0$	67.9	_	ns
164	CAS assertion to RAS deassertion	t _{RSH}	$3.25\times T_C-4.0$	36.6	_	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t _{CSH}	$4.75 \times T_C - 4.0$	55.4	_	ns
166	CAS assertion pulse width	t _{CAS}	$2.25 \times T_C - 4.0$	24.1	_	ns
167	RAS assertion to CAS assertion	t _{RCD}	$2.5 imes T_C \pm 2$	29.3	33.3	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 imes T_{C} \pm 2$	19.9	23.9	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$4.25 \times T_C - 4.0$	49.1		ns
170	CAS deassertion pulse width	t _{CP}	$2.75 imes T_{C} - 4.0$	30.4	_	ns
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$3.25 imes T_C - 4.0$	36.6		ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 \times T_{C} - 4.0$	17.9		ns
173	Column address valid to CAS assertion	t _{ASC}	$0.75 \times T_C - 4.0$	5.4		ns
174	CAS assertion to column address not valid	t _{CAH}	$3.25\times T_C-4.0$	36.6		ns
175	RAS assertion to column address not valid	t _{AR}	$5.75 imes T_C - 4.0$	67.9		ns
176	Column address valid to RAS deassertion	t _{RAL}	$4 imes T_C - 4.0$	46.0		ns
177	\overline{WR} deassertion to \overline{CAS} assertion	t _{RCS}	$2 \times T_C - 3.8$	21.2		ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RCH}	$1.25 \times T_C - 3.7$	11.9		ns
179	\overline{RAS} deassertion to \overline{WR}^5 assertion	t _{RRH}	$0.25 \times T_C - 3.0$	0.1	_	ns
180	\overline{CAS} assertion to \overline{WR} deassertion	t _{WCH}	$3 imes T_C - 4.2$	33.3		ns
181	\overline{RAS} assertion to \overline{WR} deassertion	t _{WCR}	$5.5 imes T_C - 4.2$	64.6		ns
182	WR assertion pulse width	t _{WP}	$8.5 imes T_C - 4.5$	101. 8		ns
183	WR assertion to RAS deassertion	t _{RWL}	$8.75 imes T_{C} - 4.3$	105. 1		ns
184	\overline{WR} assertion to \overline{CAS} deassertion	t _{CWL}	$7.75 imes T_{C} - 4.3$	92.6	—	ns
185	Data valid to \overline{CAS} assertion (write)	t _{DS}	$4.75 \times T_C - 4.0$	55.4	—	ns

MOTOROLA

Table 2-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States ^{1, 2} (Continued)
--

No.	01	Symbol	- 3	80 1	MHz	Unit
NO.	Characteristics ⁴	Symbol	Expression ³	Min	Мах	Unit
186	CAS assertion to data not valid (write)	t _{DH}	$3.25\times T_C-4.0$	36.6	—	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$5.75 imes T_C - 4.0$	67.9	_	ns
188	\overline{WR} assertion to \overline{CAS} assertion	t _{WCS}	$5.5 imes T_C - 4.3$	64.5	_	ns
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$1.5 \times T_{C} - 4.0$	14.8	—	ns
190	RAS deassertion to CAS assertion (refresh)	t _{RPC}	$1.75 imes T_{C} - 4.0$	17.9	—	ns
191	\overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$8.5 imes T_C - 4.0$	102. 3	—	ns
192	RD assertion to data valid	t _{GA}	$7.5 imes T_{C} - 6.5$	—	87.3	ns
193	RD deassertion to data not valid ⁴	t _{GZ}	0.0	0.0	—	ns
194	WR assertion to data active		$0.75 \times T_C - 0.3$	9.1	_	ns
195	WR deassertion to data high impedance		$0.25 imes T_C$	—	3.1	ns
Note			specified in the DCR	-	I	

2. The refresh period is specified in the DCR.

3. The asynchronous delays specified in the expressions are valid for DSP56362.

4. RD deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.

5. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.

No.	Characteristics ⁴	Symbol	F	100	Unit	
NO.	Characteristics	Symbol	Expression ³	Min	Мах	Unit
157	Random read or write cycle time	t _{RC}	$12 \times T_{C}$	120.0	—	ns
158	RAS assertion to data valid (read)	t _{RAC}	$6.25\times T_C-7.0$	—	55.5	ns
159	CAS assertion to data valid (read)	t _{CAC}	$3.75\times T_C-7.0$	_	30.5	ns
160	Column address valid to data valid (read)	t _{AA}	$4.5 imes T_C - 7.0$		38.0	ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$4.25\times T_C-4.0$	38.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$7.75\times T_C-4.0$	73.5	_	ns
164	CAS assertion to RAS deassertion	t _{RSH}	$5.25\times T_C-4.0$	48.5	_	ns
165	RAS assertion to CAS deassertion	t _{CSH}	$6.25\times T_C-4.0$	58.5	_	ns

Table 2-15DRAM Out-of-Page and Refresh Timings,Eleven Wait States1, 2

Freescale Semiconductor, Inc.

Table 2-15 DRAM Out-of-Page and Refresh Timings,
Eleven Wait States ^{1, 2} (Continued)

	A	Querra ha a l	3	100	MHz	11
No.	Characteristics ⁴	Symbol	Expression ³	Min	Max	Unit
166	CAS assertion pulse width	t _{CAS}	$3.75\times T_C-4.0$	33.5	_	ns
167	RAS assertion to CAS assertion	t _{RCD}	$2.5 imes T_C \pm 4.0$	21.0	29.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 imes T_C \pm 4.0$	13.5	21.5	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$5.75\times T_C-4.0$	53.5		ns
170	CAS deassertion pulse width	t _{CP}	$4.25 \times T_C - 4.0$	38.5		ns
171	Row address valid to RAS assertion	t _{ASR}	$4.25\times T_C-4.0$	38.5	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 imes T_C - 4.0$	13.5	_	ns
173	Column address valid to \overline{CAS} assertion	t _{ASC}	$0.75 \times T_C - 4.0$	3.5	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$5.25 imes T_C - 4.0$	48.5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$7.75 imes T_{C} - 4.0$	73.5	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$6 imes T_C - 4.0$	56.0	_	ns
177	WR deassertion to CAS assertion	t _{RCS}	$3.0 imes T_C - 4.0$	26.0		ns
178	\overline{CAS} deassertion to \overline{WR}^5 assertion	t _{RCH}	$1.75 imes T_C - 4.0$	13.5	_	ns
179	RAS deassertion to WR ⁵ assertion	t _{RRH}	$0.25 \times T_{C} - 3.0$ $0.25 \times T_{C} - 2.0$	— 0.5		ns
180	CAS assertion to WR deassertion	t _{WCH}	$5 imes T_C - 4.2$	45.8	_	ns
181	RAS assertion to WR deassertion	t _{WCR}	$7.5 imes T_C - 4.2$	70.8	_	ns
182	WR assertion pulse width	t _{WP}	$11.5\times T_C-4.5$	110.5	_	ns
183	WR assertion to RAS deassertion	t _{RWL}	$11.75\times T_C-4.3$	113.2		ns
184	WR assertion to CAS deassertion	t _{CWL}	$10.25\times T_C-4.3$	103.2	_	ns
185	Data valid to \overline{CAS} assertion (write)	t _{DS}	$5.75 imes T_C - 4.0$	53.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$5.25\times T_C-4.0$	48.5	—	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$7.75 \times T_C - 4.0$	73.5	—	ns
188	WR assertion to CAS assertion	t _{WCS}	$6.5 imes T_C - 4.3$	60.7	_	ns
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$1.5 imes T_{C} - 4.0$	11.0	_	ns
190	RAS deassertion to CAS assertion (refresh)	t _{RPC}	$2.75 imes T_{C} - 4.0$	23.5	_	ns
191	RD assertion to RAS deassertion	t _{ROH}	$11.5\times T_C-4.0$	111.0		ns
192	RD assertion to data valid	t _{GA}	$10 imes T_C - 7.0$		93.0	ns

MOTOROLA

Table 2-15DRAM Out-of-Page and Refresh Timings,Eleven Wait States1, 2(Continued)

No.		Characteristics ⁴	Symbol	5	100	Unit		
NO.		Characteristics	Symbol	Expression ³	Min	Max	Unit	
193	RD de	eassertion to data not valid ⁴	t _{GZ}		0.0	—	ns	
194	WR a	ssertion to data active		$0.75 \times T_C - 0.3$	7.2		ns	
195	WR d	leassertion to data high $0.25 \times T_{C}$ — 2.5 n dance						
Note	2. 3. 4.	The number of wait states for out-of- The refresh period is specified in the The asynchronous delays specified in RD deassertion will always occur after t _{OFF} and not t _{GZ} .	ssions are valid for I ssertion; therefore, t	DSP5636		g is		
	5.	Either t _{RCH} or t _{RRH} must be satisfied	for read cyc	cles.				

Table 2-16DRAM Out-of-Page and Refresh Timings,Fifteen Wait States 100 and 120MHz1, 2

No.	0 3	Symbol	Expression	100	MHz	120	MHz	Unit
NO.	Characteristics ³	Symbol	Expression	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$16 \times T_{C}$	160.0		133.3		ns
158	RAS assertion to data valid (read)	t _{RAC}	$8.25 imes T_C - 5.7$	—	76.8	_	63.0	ns
159	CAS assertion to data valid (read)	t _{CAC}	$4.75 imes T_C - 5.7$	—	41.8	—	33.9	ns
160	Column address valid to data valid (read)	t _{AA}	$5.5 imes T_{C} - 5.7$	_	49.3		40.1	ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}	0.0	0.0	_	0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$6.25 imes T_C - 4.0$	58.5		48.1	_	ns
163	RAS assertion pulse width	t _{RAS}	$9.75 imes T_C - 4.0$	93.5	_	77.2	_	ns
164	CAS assertion to RAS deassertion	t _{RSH}	$6.25 imes T_C - 4.0$	58.5		48.1	_	ns
165	RAS assertion to CAS deassertion	t _{CSH}	$8.25 imes T_C - 4.0$	78.5	_	64.7	_	ns
166	CAS assertion pulse width	t _{CAS}	$4.75\times T_C-4.0$	43.5	_	35.6	_	ns
167	RAS assertion to CAS assertion	t _{RCD}	$3.5 imes T_C \pm 2$	33.0	37.0	27.2	31.2	ns
168	RAS assertion to column address valid	t _{RAD}	$2.75 imes T_{C} \pm 2$	25.5	29.5	20.9	24.9	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$7.75 imes T_C - 4.0$	73.5		60.6	_	ns
170	CAS deassertion pulse width	t _{CP}	$6.25 imes T_C - 4.0$	58.5		48.1	_	ns
171	Row address valid to RAS assertion	t _{ASR}	$6.25 \times T_{C} - 4.0$	58.5		48.1	_	ns

Table 2-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States 100 and 120MHz^{1, 2} (Continued)

	_			100	MHz	120	MHz	
No.	Characteristics ³	Symbol	Expression	Min	Max	Min	Мах	Unit
172	RAS assertion to row address not valid	t _{RAH}	$2.75 imes T_C - 4.0$	23.5		18.9		ns
173	Column address valid to CAS assertion	t _{ASC}	$0.75 imes T_C - 4.0$	3.5	_	2.2	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$6.25 imes T_C - 4.0$	58.5		48.1	_	ns
175	RAS assertion to column address not valid	t _{AR}	$9.75 \times T_{C} - 4.0$	93.5	_	77.2	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$7 \times T_C - 4.0$	66.0	_	54.3	_	ns
177	WR deassertion to CAS assertion	t _{RCS}	$5 imes T_C - 3.8$	46.2	_	37.9	—	ns
178	CAS deassertion to WR ⁵ assertion	t _{RCH}	$1.75 imes T_{C} - 3.7$	13.8		10.9	_	ns
179	RAS deassertion to WR ⁵ assertion	t _{RRH}	$0.25\times T_C-2.0$	0.5	-	0.1		ns
180	CAS assertion to WR deassertion	t _{WCH}	$6 imes T_{C} - 4.2$	55.8	_	45.8	_	ns
181	RAS assertion to WR deassertion	t _{WCR}	$9.5 imes T_{C} - 4.2$	90.8	-	75.0		ns
182	WR assertion pulse width	t _{WP}	$15.5 imes T_{C} - 4.5$	150.5		124.7	_	ns
183	WR assertion to RAS deassertion	t _{RWL}	$15.75 imes T_{C} - 4.3$	153.2		126.9	_	ns
184	WR assertion to CAS deassertion	t _{CWL}	$14.25\times T_C-4.3$	138.2		114.4	_	ns
185	Data valid to \overline{CAS} assertion (write)	t _{DS}	$8.75 \times T_C - 4.0$	83.5		68.9		ns
186	CAS assertion to data not valid (write)	t _{DH}	$6.25 imes T_{C} - 4.0$	58.5	_	48.1	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$9.75 imes T_{C} - 4.0$	93.5	_	77.2	_	ns
188	WR assertion to CAS assertion	t _{WCS}	$9.5 imes T_C - 4.3$	90.7	_	74.9		ns
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$1.5 imes T_C - 4.0$	11.0	_	8.5	_	ns
190	RAS deassertion to CAS assertion (refresh)	t _{RPC}	$4.75 imes T_{C} - 4.0$	43.5	_	35.6	_	ns
191	RD assertion to RAS deassertion	t _{ROH}	$15.5\times T_C-4.0$	151.0	_	125.2	—	ns
192	RD assertion to data valid	t _{GA}	$14 imes T_C - 5.7$		134.3	—	111.0	ns
193	\overline{RD} deassertion to data not valid ³	t _{GZ}		0.0	_	0.0	—	ns
194	WR assertion to data active		$0.75 \times T_C - 0.3$	7.2	_	5.9		ns
195	WR deassertion to data high impedance		$0.25 imes T_{C}$		2.5		2.1	ns

MOTOROLA

Table 2-16DRAM Out-of-Page and Refresh Timings,Fifteen Wait States 100 and 120MHz1, 2 (Continued)

No.		Characteristics3SymbolExpression100 MHz120 MHzUnMinMaxMinMax								
NO.		Characteristics								
Notes	Notes: 1. The number of wait states for out-of-page access is specified in the DCR.									
	2. The refresh period is specified in the DCR.									
3. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is							iming is t _e	_{DFF} and n	not t _{GZ} .	
	4.	Either t _{RCH} or t _{RRH} must be sat	isfied for rea	d cycles.			-		02	




Figure 2-17 DRAM Out-of-Page Read Access

Freescale Semiconductor, Inc.





Figure 2-18 DRAM Out-of-Page Write Access

Specifications

External Memory Expansion Port (Port A)





Synchronous Timings (SRAM)

Table 2-17	External Bus S	ynchronous	Timings	(SRAM	Access) ⁴
------------	----------------	------------	---------	-------	----------------------

Na	Characteristics	1 2	100	MHz	ا اسال	
No.	Characteristics	Expression ^{1, 2}	Min	Max	Unit	
198	CLKOUT high to address, and AA valid ⁵	0.25 × T _C + 4.0	_	6.5	ns	
199	CLKOUT high to address, and AA invalid ⁵	$0.25 imes T_{C}$	2.5	_	ns	
200	TA valid to CLKOUT high (setup time)		4.0	_	ns	
201	CLKOUT high to TA invalid (hold time)		0.0	_	ns	
202	CLKOUT high to data out active	$0.25 imes T_C$	2.5	_	ns	
203	CLKOUT high to data out valid	$0.25 \times T_{C} + 4.0$	3.3	6.5	ns	
204	CLKOUT high to data out invalid	$0.25 imes T_{C}$	2.5	_	ns	
205	CLKOUT high to data out high impedance	$0.25 imes T_{C}$	_	2.5	ns	
206	Data in valid to CLKOUT high (setup)		4.0	-	ns	
207	CLKOUT high to data in invalid (hold)		0.0	_	ns	
208	CLKOUT high to RD assertion	$0.75 imes T_{C}$ + 4.0	8.2	11.5	ns	
209	CLKOUT high to RD deassertion		0.0	4.0	ns	
210	CLKOUT high to \overline{WR} assertion ³	$\begin{array}{c} 0.5\times T_{C}+4.3\\ [WS=1 \text{ or}\\ WS\geq 4] \end{array}$	6.3	9.3	ns	
		All frequencies: $[2 \le WS \le 3]$	1.3	4.3		
211	CLKOUT high to WR deassertion		0.0	3.8	ns	
Note	 WS is the number of wait states specified in the BCR. The asynchronous delays specified in the expressions are valid for DSP56362. If WS > 1, WR assertion refers to the next rising edge of CLKOUT. External bus synchronous timings should be used only for reference to the clock and <i>not</i> for relative timings. T198 and T199 are valid for Address Trace mode if the ATE bit in the OMR is set. Use the status of BR (See T212) to determine whether the access referenced by A0–A23 is internal or external, when this mode is enabled 					

Specifications

External Memory Expansion Port (Port A)




Figure 2-20 Synchronous Bus Timings SRAM 1 WS (BCR Controlled)

DSP56362 Advance Information




Figure 2-21 Synchronous Bus Timings SRAM 2 WS (TA Controlled)

Specifications

External Memory Expansion Port (Port A)

Arbitration Timings

		_ .	100			
No.	Characteristics	Expression	Min	Мах	Unit	
212	CLKOUT high to BR assertion/ deassertion ²		1.0	4.0	ns	
213	BG asserted/deasserted to CLKOUT high (setup)		4.0	_	ns	
214	CLKOUT high to BG deasserted/ asserted (hold)		0.0	_	ns	
215	BB deassertion to CLKOUT high (input setup)		4.0	_	ns	
216	CLKOUT high to $\overline{\text{BB}}$ assertion (input hold)		0.0	_	ns	
217	CLKOUT high to BB assertion (output)		1.0	4.0	ns	
218	CLKOUT high to $\overline{\text{BB}}$ deassertion (output)		1.0	4.0	ns	
219	\overline{BB} high to \overline{BB} high impedance (output)		_	4.5	ns	
220	CLKOUT high to address and controls active	$0.25 imes T_{C}$	2.5	_	ns	
221	CLKOUT high to address and controls high impedance	$0.25 imes T_{C}$	_	2.5	ns	
222	CLKOUT high to AA active	$0.25 imes T_C$	2.5	—	ns	
223	CLKOUT high to AA deassertion	$0.25 imes T_{C}$ + 4.0	3.2	6.5	ns	
224 CLKOUT high to AA high impedance		$0.75 imes T_{C}$		7.5	ns	
Note	Notes: 1. The asynchronous delays specified in the expressions are valid for DSP56362. 2. T212 is valid for Address Trace mode when the ATE bit in the OMR is set. BR is deasserted for internal accesses and asserted for external accesses.					

Table 2-18 Arbitration Bus Timings¹

Freescale Semiconductor, Inc.

External Memory Expansion Port (Port A)




Figure 2-22 Bus Acquisition Timings

Specifications

External Memory Expansion Port (Port A)




Figure 2-23 Bus Release Timings Case 1 (BRT Bit in OMR Cleared)




Figure 2-24 Bus Release Timings Case 2 (BRT Bit in OMR Set)

AA0483

Table 2-19	Asynchron	IN RUS	Arbitration	timina
	Asynchion	ious Dus		unning

No.	Characteristics	Expression	100 MHz		Unit		
NO.	Characteristics	Expression	Min	Max			
250	BB assertion window from BG input negation.	2 .5* Tc + 5		20	ns		
251 Delay from BB assertion to BG assertion		2 * Tc + 5	20	—	ns		
Comr	Comments:						
1	. Bit 13 in the OMR registe nous Arbitration mode	r must be set	to enter A	Asynchro-			
2		ended to use A	Asynchron	ous Arbi-			
	tration mode.						
3							
 ings in Table 2-19 is required. 4. In order to guarantee timings 250, and 251, it is recommended to assert BG inputs to different 56300 devices (on the same bus) in a non overlap manner as shown in Figure 2-25. 							

MOTOROLA




Figure 2-25 Asynchronous Bus Arbitration Timing




Figure 2-26 Asynchronous Bus Arbitration Timing

Background explanation for Asynchronous Bus Arbitration:

The asynchronous bus arbitration is enabled by internal synchronization circuits on \overline{BG} , and \overline{BB} inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a 56300 part may assume mastership and assert \overline{BB} , for some time after \overline{BG} is negated. This is the reason for timing 250.

Once \overline{BB} is asserted, there is a synchronization delay from \overline{BB} assertion to the time this assertion is exposed to other 56300 components which are potential masters on the same bus. If \overline{BG} input is asserted before that time, a situation of \overline{BG} asserted, and \overline{BB} negated, may cause another 56300 component to assume mastership at the same time. Therefore some non-overlap period between one \overline{BG} input active to another \overline{BG} input active, is required. Timing 251 ensures that such a situation is avoided.

PARALLEL HOST INTERFACE (HDI08) TIMING

	2	_ .	100	MHz	
No.	Characteristics ³	Expression	Min	Мах	Unit
	Read data strobe assertion width ⁴ HACK read assertion width	T _C + 9.9	19.9	_	ns
318	Read data strobe deassertion width ⁴ HACK read deassertion width	—	9.9	—	ns
	$\begin{array}{c c} \mbox{Read data strobe deassertion width}^{4} \mbox{after "Last} \\ \mbox{Data Register" reads}^{5,6}, \mbox{ or between two} \\ \mbox{9} \ \mbox{consecutive CVR, ICR, or ISR reads}^{7} \\ \mbox{HACK deassertion width after "Last Data} \\ \mbox{Register" reads}^{5,6} \end{array} \qquad 2.5 \times T_{C} + 6.6 3^{\circ}$		31.6	_	ns
320	Write data strobe assertion width ⁸ HACK write assertion width	_	13.2	_	ns
321	 Write data strobe deassertion width⁸ HACK write deassertion width after ICR, CVR and "Last Data Register" writes⁵ after IVR writes, or 	2.5 × T _C + 6.6	31.6		ns
	 after TXH:TXM writes (with HBE=0), or after TXL:TXM writes (with HBE=1) 		16.5	_	
322	HAS assertion width	—	9.9	—	ns
323	HAS deassertion to data strobe assertion ⁹		0.0	—	ns
324	Host data input setup time before write data strobe deassertion ⁸ Host data input setup time before HACK write deassertion	_	9.9		ns
325	Host data input hold time after write data strobe deassertion 8 Host data input hold time after HACK write deassertion	_	3.3		ns
326	Read data strobe assertion to output data active from high impedance ⁴ HACK read assertion to output data active from high impedance	ead data strobe assertion to output data active om high impedance ⁴ ACK read assertion to output data active from			ns
327	Read data strobe assertion to output data valid ⁴ HACK read assertion to output data valid	—		24.2	ns

Table 2-20	Host Interface	(HDI08)	Timing ^{1, 2}
------------	----------------	---------	------------------------

Table 2-20	Host Interface	(HDI08)	Timing ^{1, 2}	(Continued)
------------	----------------	---------	------------------------	-------------

No.	Characteristics ³	Expression	100 MHz		Unit
NO.	Characteristics	Expression	Min	Мах	Unit
328	Read data strobe deassertion to output data high impedance ⁴ HACK read deassertion to output data high impedance	_		9.9	ns
329	Output data hold time after read data strobe deassertion ⁴ Output data hold time after HACK read deassertion	_	3.3	_	ns
330	$\overline{\text{HCS}}$ assertion to read data strobe deassertion ⁴	T _C +9.9	19.9	_	ns
331	$\overline{\text{HCS}}$ assertion to write data strobe deassertion ⁸		9.9		ns
332	HCS assertion to output data valid	—	—	19.1	ns
333	HCS hold time after data strobe deassertion ⁹		0.0	—	ns
334	Address (AD7–AD0) setup time before \overline{HAS} deassertion (HMUX=1)	_	4.7	_	ns
335	Address (AD7–AD0) hold time after \overline{HAS} deassertion (HMUX=1)	_	3.3	_	ns
336	A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/W setup time before data strobe assertion ⁹ • Read	_	0	_	ns
	• Write		4.7	—	
337	A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/W hold time after data strobe deassertion ⁹	—	3.3	—	ns
338	Delay from read data strobe deassertion to host request assertion for "Last Data Register" read ^{4,} 5, 10	т _с	10	_	ns
339	Delay from write data strobe deassertion to host request assertion for "Last Data Register" write ^{5, 8, 10}	2×T _C	20	_	ns
340	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write $(HROD = 0)^{5, 9, 10}$	_	_	19.1	ns
341	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD = 1, open drain Host Request) ^{5, 9,} 10, 11	_		300. 0	ns

No.	Characteristics ³	Expression	100 MHz		Unit
NO.	Characteristics	Expression	Min	Мах	Unit
assert	from DMA HACK deassertion to HOREQ ion "Last Data Register" read ⁵				
342		2 × T _C + 19.1	39.1		ns
• For	"Last Data Register" write ⁵	$1.5 \times T_{C} + 19.1$	34.1		
 For 	other cases		0.0	—	
343 deass	from DMA HACK assertion to HOREQ ertion OD = 0 ⁵	_	_	20.2	ns
344 deass write	write				ns
 Notes: 1. See Host Port Usage Considerations in the DSP56362 User Design Manual. 2. In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable. 3. V_{CC} = 3.3 V ± 0.16 V; T_J = 0°C to +100°C, C_L = 50 pF 4. The read data strobe is HRD in the dual data strobe mode and HDS in the single data strobe mode. 5. The "last data register" is the register at address \$7, which is the last location to be read or written in data transfers. This is RXL/TXL in the little endian mode (HBE = 0 or RXH/TXH in the big endian mode (HBE = 1). 6. This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits or waiting for the assertion of the HOREQ signal. 7. This timing is applicable only if two consecutive reads from one of these registers are executed. 8. The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode. 9. The data strobe is host read (HRD) or host write (HWR) in the dual data strobe mode and host data strobe (HDS) in the single host request mode and HRRQ and HTR4 in the double host request mode. 10. The host request is HOREQ in the single host request mode and HRRQ and HTR4 in the double host request mode. 					in gle to be E = 0), by a Q bits, ters ngle e HTRQ

Specifications

Parallel Host Interface (HDI08) Timing




Figure 2-27 Host Interrupt Vector Register (IVR) Read Timing Diagram






Figure 2-28 Read Timing Diagram, Non-Multiplexed Bus

AA0484

Freescale Semiconductor, Inc.



Specifications






Figure 2-31 Write Timing Diagram, Multiplexed Bus




Figure 2-32 Host DMA Write Timing Diagram




Figure 2-33 Host DMA Read Timing Diagram

SERIAL HOST INTERFACE SPI PROTOCOL TIMING

Table 2-21	Serial Host Interface SPI Protocol Timing
------------	---

No.	Characteristics	Mode	Filter	Expression	100MHz		Unit
	Characteristics	Mode	Mode	Expression	Min	Max	Unit
	140 Tolerable spike width on clock or data in		Bypassed			0	
140		dth	Narrow	—	—	50	ns
			Wide		—	100	
			Bypassed	6×T _C +46	106	—	
	141 Minimum serial clock cycle = t_{SPICC} (min)	Master	Narrow	6×T _C +152	212	—	ns
			Wide	6×T _C +223	283	—	

Table 2-21	Serial Host	Interface	SPI Protocol	Timing (Continued)
------------	-------------	-----------	--------------	--------------------

	Characteristics	Mada	Filter	Funnacian	100	Unit		
No.	Characteristics	Mode	Mode	Expression	Min	Max	Unit	
			Bypassed	0.5×t _{SPICC} –10	43	_		
		Master	Narrow	0.5×t _{SPICC} −10	96	_		
1/2	Carial alask high pariod		Wide	0.5×t _{SPICC} −10	131	—	ns	
142	Serial clock high period	Slave	Bypassed	2.5×T _C +12	37	_	115	
		Slave	Narrow	2.5×T _C +102	127	—		
			Wide	2.5×T _C +189	214	—		
			Bypassed	0.5×t _{SPICC} –10	43			
		Master	Narrow	0.5×t _{SPICC} −10	96	—		
140	<u> </u>		Wide	0.5×t _{SPICC} –10	131	—	-	
143	Serial clock low period		Bypassed	2.5×T _C +12	37		ns	
		Slave	Narrow	2.5×T _C +102	127			
			Wide	2.5×T _C +189	214			
	Serial clock rise/fall	Master		_		10		
144	time	Slave	_	_		2000	ns	
	SS assertion to first SCK edge CPHA = 0	Slave	Bypassed	3.5×T _C +15	50			
			Narrow	0	0			
4.40			Wide	0	0	_		
146	CPHA = 1	Slave	Bypassed	10	10	_	ns	
			Narrow	0	0			
			Wide	0	0	_		
			Bypassed	12	12	_	ns	
147	Last SCK edge to SS	slave	Narrow	102	102	_		
	not asserted		Wide	189	189			
	Data input valid to SCK	Master	Bypassed	0	0			
148	edge (data input set-up	/Slave	Narrow	MAX{(20-T _C), 0}	10	_	ns	
146 147 147 148	time)		Wide	MAX{(40-T _C), 0}	30	_		
	SCK last sampling		Bypassed	2.5×T _C +10	35	_		
149	edge to data input not	Master	Narrow	2.5×T _C +30	55		ns	
	valid	/Slave	Wide	2.5×T _C +50	75	_		
150	SS assertion to data out active	Slave	_	2	2	_	ns	
151	SS deassertion to data high impedance	Slave		9		9	ns	
	SCK edge to data out	Menter	Bypassed	2×T _C +33	—	53		
152		Master /Slave	Narrow	2×T _C +123	—	143	ns	
	time)	/Slave	Wide	2×T _C +210		230		

Table 2-21	Serial Host Interface	SPI Protocol	Timing (Continued)
------------	-----------------------	---------------------	--------------------

No.	Characteristics	Mode	Filter	Expression	100MHz		Unit	
NO.	Characteristics	woue	Mode	Expression	Min	Мах	Unit	
	SCK edge to data out	Maataa	Bypassed	T _C +5	15	_		
153	not valid	Master /Slave	Narrow	T _C +55	65		ns	
	(data out hold time)	/01470	Wide	T _C +106	116			
154	SS assertion to data out valid (CPHA = 0)	Slave	_	T _C +33	_	43	ns	
	First SCK sampling		Bypassed	2.5×T _C +30		55		
157	edge to HREQ output	Slave	Narrow	2.5×T _C +120	—	145	ns	
	deassertion		Wide	2.5×T _C +217	—	242		
	Last SCK sampling		Bypassed	2.5×T _C +30	55	_		
158	edge to HREQ output	Slave	Narrow	2.5×T _C +80	105	—	ns	
	not deasserted (CPHA = 1)		Wide	2.5×T _C +136	161	_		
159	\overline{SS} deassertion to HREQ output not deasserted (CPHA = 0)	Slave	_	2.5×T _C +30	55		ns	
160	SS deassertion pulse width (CPHA = 0)	Slave	_	T _C +6	16	_	ns	
			Bypassed	$0.5 \times t_{SPICC} + 2.5 \times T_{C} + 43$	121	_		
161	HREQ in assertion to first SCK edge	Master	Narrow	0.5 ×t _{SPICC} + 2.5×T _C +43	174	_	ns	
			Wide	0.5 ×t _{SPICC} + 2.5×T _C +43	209	_		
162	HREQ in deassertion to last <u>SCK s</u> ampling edge (HREQ in set-up time) (CPHA = 1)	Master	_	0	0	_	ns	
163	First SCK edge to HREQ in not asserted (HREQ in hold time)	Master	_	0	0		ns	
163 Note	HREQ in not asserted (HREQ in hold time)		 tested	0	0			

MOTOROLA






Figure 2-34 SPI Master Timing (CPHA = 0)






SS <u>}</u> (Input) (143 141 142 144 144 SCK (CPOL = 0 (Output) (142 141 (144 (143 (144 SCK (CPOL = 1 (Output) . 148 148 149 (149 MISO MSB LSB Valid Valid (Input) (152 (153 MOSI MSB LSB (Output) ∽ (161 162 (163 HREQ (Input) AA0272

Figure 2-36 SPI Master Timing (CPHA = 1)





DSP56362 Advance Information





Serial Host Interface (SHI) I²C Protocol Timing

SERIAL HOST INTERFACE (SHI) I²C PROTOCOL TIMING

Standard I ² C*							
Na	Characteristics	Symbol/	Stan	dard	Fast-Mod	de	Unit
No.	Characteristics	Expression	Min	Мах	Min	Max	
	Tolerable spike width on SCL or SDA Filters bypassed Narrow filters enabled Wide filters enabled	_		0 50 100		0 50 100	ns ns ns
171	SCL clock frequency	F _{SCL}	_	100	—	400	kHz
172	Bus free time	T _{BUF}	4.7	_	1.3	—	μs
173	Start condition set-up time	T _{SU;STA}	4.7	_	0.6		μs
174	Start condition hold time	T _{HD;STA}	4.0	_	0.6	_	μs
175	SCL low period	T _{LOW}	4.7	_	1.3	_	μs
176	SCL high period	T _{HIGH}	4.0	_	1.3		μs
177	SCL and SDA rise time	Τ _R		1000	$20 + 0.1 \times C_b$	300	ns
178	SCL and SDA fall time	Τ _F		300	$20 + 0.1 \times C_b$	300	ns
179	Data set-up time	T _{SU;DAT}	250	_	100		ns
180	Data hold time	T _{HD;DAT}	0.0	_	0.0	0.9	μs
181	Stop condition set-up time	T _{SU;STO}	4.0	_	0.6	—	μs
182	Capacitive load for each line	Cb		400	—	400	pF
183	DSP clock frequency Filters bypassed Narrow filters enabled Wide filters enabled		10.6 11.8 13.1		28.5 39.7 61.0		MHz MHz MHz
184	HREQ in deassertion to last SCL edge (HREQ in set-up time)	t _{SU;RQI}	0.0	_	0.0		ns
186	First SCL sampling edge to HREQ output deassertion ² Filters bypassed	$T_{NG;RQO}$		50		50	ns
100	Narrow filters enabled	•	_	140	_	140	ns
	Wide filters enabled	Ŭ	—	228	_	228	ns
	Last SCL edge to HREQ output not deasserted ²	T _{AS;RQO}					
187	Filters bypassed	•	50		50	—	ns
	Narrow filters enabled	J	100		100	—	ns
	Wide filters enabled	$2 \times 1_{\rm C} + 135$	155	—	155	_	ns

Table 2-22 SHI I²C Protocol Timing

2-66

MOTOROLA

Serial Host Interface (SHI) I²C Protocol Timing

	Standard I ² C*							
		Symbol/	Standard		Fast-Mode		Unit	
No.	Characteristics	Expression	Min	Max	Min	Мах		
	HREQ in assertion to first SCL edge	TAS'ROI						
188	HREQ in assertion to first SCL edge Filters bypassed	$0.5 \times T_1 2_{CCP}$	4327	—	927		ns	
100	Narrow filters enabled	- 01	4282	—	882		ns	
	Wide filters enabled	0.5 × 1 _C - 21	4238	—	838	—	ns	
Note:	R _P (min) = 1.5 k¾				•	•	·	

Table 2-22 SHI I²C Protocol Timing (Continued)

Programming the Serial Clock

The programmed serial clock cycle, $T_{I CCP}^{2}$, is specified by the value of the HDM[5:0] and HRS bits of the HCKR (SHI clock control register).

The expression for $T_1^2_{CCP}$ is

$$T_{I^{2}CCP} = [T_{C} \times 2 \times (HDM[7:0] + 1) \times (7 \times (1 - HRS) + 1)]$$

where

 HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight prescaler is operational. When HRS is set, the prescaler is bypassed.

- HDM[7:0] are the divider modulus select bits.
- A divide ratio from 1 to 64 (HDM[5:0] = 0 to \$3F) may be selected.

In I²C mode, the user may select a value for the programmed serial clock cycle from

$$6 \times T_C$$
 (if HDM[5:0] = \$02 and HRS = 1)

to

$$4096 \times T_C$$
 (if HDM[7:0] = \$FF and HRS = 0)

The programmed serial clock cycle $(T_{I}^{2}_{CCP})$, SCL rise time (T_{R}) , and the filters selected should be chosen in order to achieve the desired SCL frequency, as shown in Table 2-23

Freescale Semiconductor, Inc.

Specifications

Serial Host Interface (SHI) I²C Protocol Timing

	•
Tahla 2-23	SCL Serial Clock Cycle generated as Master
	SOL Serial Clock Cycle generated as master

Filters bypassed	$T_{I CCP}^{2}$ + 2.5 × T_{C} + 45ns + T_{R}
Narrow filters enabled	T_{ICCP}^{2} + 2.5 × T_{C} + 135ns + T_{R}
Wide filters enabled	T_{ICCP}^{2} + 2.5 × T_{C} + 223ns + T_{R}

EXAMPLE:

For DSP clock frequency of 100 MHz (i.e. $T_C = 10$ ns), operating in a standard-mode I²C environment (F_{SCL} = 100 KHz (i.e. $T_{SCL} = 10\mu$ s), $T_R = 1000$ ns), with filters bypassed

 $T_{I_{CCP}}^{2} = 10\mu s - 2.5 \times 10 ns - 45 ns - 1000 ns = 8930 ns$

Choosing HRS = 0 gives

HDM[7:0] = 8930ns / (2×10ns×8) - 1 = 55.8

Thus the HDM[7:0] value should be programmed to \$38 (=56).




Figure 2-39 I²C Timing

DSP56362 Advance Information

Enhanced Serial Audio Interface Timing

ENHANCED SERIAL AUDIO INTERFACE TIMING

	123	Or week al	F unna si su	100	MHz	• · · · · · · · · · · · · · · · · · · ·	11
No.	Characteristics ^{1, 2, 3}	Symbol	Expression	Min	Max	Cond-ition*	Unit
			4 x T _C	40.0		i ck	
430	Clock cycle ⁵	t _{ssicc}	RXC:3 xT _C	30	—	x ck x ck x ck i ck a x ck i ck i ck x ck i ck x ck	ns
-00		SSICC	TXC:max [3xT _C ;t ₄₅₄]	40		x ck	
431	Clock high period For internal clock 	_	$2 \times T_C - 10.0$	10.0	_		ns
	For external clock		1.5 × T _C	15.0			
432	Clock low period For internal clock 	_	$2 imes T_C - 10.0$	10.0	_		ns
	 For external clock 		$1.5 imes T_C$	15.0	—		
433	RXC rising edge to FSR out (bl)				37.0	x ck	ns
-00	high			_	22.0	i ck a	113
434	RXC rising edge to FSR out (bl) low	_	_	—	37.0		ns
				—	22.0		
	RXC rising edge to FSR out (wr)	_		—	39.0		ns
	high ⁶			—	24.0		
436	RXC rising edge to FSR out (wr)	_	_		39.0		ns
	low ⁶				24.0		
407	RXC rising edge to FSR out (wl) high	—	—	_	36.0 21.0		ns
438	RXC rising edge to FSR out (wl)			_	37.0	x ck	ns
-50	low				22.0	i ck a	113
	Data in setup time before RXC			0.0	—	x ck	
439	(TXC in synchronous mode) falling edge		—	19.0	—	i ck	ns
440	Data in hold time after RXC falling	_		5.0		x ck	ns
0	edge			3.0		i ck	110
441	FSR input (bl, wr) high before	_	_	23.0	—		ns
	RXC falling edge ⁶			1.0			
442	FSR input (wl) high before RXC	_	_	1.0	—		ns
	falling edge			23.0		i ck a	
443	FSR input hold time after RXC	_	_	3.0	—	x ck	ns
	falling edge			0.0		i ck a	
444	Flags input setup before RXC	—	—	0.0		x ck	ns
	falling edge			19.0		i ck s	

Table 2-24 Enhanced Serial Audio Interface Timing

Enhanced Serial Audio Interface Timing

Table 2-24	Enhanced Serial Audio Interface Timing (Continued)	
------------	--	--

	4.0.0			100	MHz		
No.	Characteristics ^{1, 2, 3}	Symbol	Expression	Min	Max	Cond-ition ⁴	Unit
445	Flags input hold time after RXC falling edge			6.0 0.0	_	x ck i ck s	ns
446	TXC rising edge to FST out (bl) high			— —	29.0 15.0	x ck i ck	ns
447	TXC rising edge to FST out (bl) low			_	31.0 17.0	x ck i ck	ns
448	TXC rising edge to FST out (wr) high ⁶	_		_	31.0 17.0	x ck i ck	ns
449	TXC rising edge to FST out (wr) low ⁶	_	_	_	33.0 19.0	x ck i ck	ns
450	TXC rising edge to FST out (wl) high		_		30.0 16.0	x ck i ck	ns
451	TXC rising edge to FST out (wl) low				31.0 17.0	x ck i ck	ns
452	TXC rising edge to data out enable from high impedance			_	31.0 17.0	x ck i ck	ns
453	TXC rising edge to transmitter drive enable assertion		_		34.0 20.0	x ck i ck	ns
454	TXC rising edge to data out valid		23 + 0.5 × T _C 21.0		28.0 21.0	x ck i ck	ns
455	TXC rising edge to data out high impedance ⁷				31.0 16.0	x ck i ck	ns
456	TXC rising edge to transmitter drive enable deassertion ⁷				34.0 20.0	x ck i ck	ns
-57	FST input (bl, wr) setup time before TXC falling edge ⁶			2.0 21.0		x ck i ck	ns
458	FST input (wl) to data out enable from high impedance		_	_	27.0	_	ns
459	FST input (wl) to transmitter drive enable assertion		_	_	31.0	_	ns
460	FST input (wl) setup time before TXC falling edge	_		2.0 21.0		x ck i ck	ns
461	FST input hold time after TXC falling edge	_	_	4.0 0.0		x ck i ck	ns
462	Flag output valid after TXC rising edge		_		32.0 18.0	x ck i ck	ns
463	HCKR/HCKT clock cycle		—	40.0	—		ns

2-70


MOTOROLA

Enhanced Serial Audio Interface Timing

		Characteristics ^{1, 2, 3}	Symbol Expression	100	MHz	• • • • • • •		
No.				Expression	Min	Max	Cond-ition ⁴	Unit
464	HCKT output	input rising edge to TXC		_		27.5		ns
465	HCKR output	input rising edge to RXC		_	_	27.5		ns
Note	s: 1. 2. 3. 4. 5. 6.	$V_{CC} = 3.3 V \pm 0.16 V$; $T_J = 0^{\circ}C t$ i ck = internal clock x ck = external clock i ck a = internal clock, asynchron (asynchronous implies that i ck s = internal clock, synchron (synchronous implies that T bl = bit length wl = word length relative TXC(SCKT pin) = transmit clock RXC(SCKR pin) = receive clock FST(FST pin) = transmit frame s FSR(FSR pin) = receive frame s HCKT(HCKT pin) = transmit hig HCKR(HCKR pin) = receive high For the internal clock, the clock The word-relative frame sync sign clock (same as bit length frame frame.	nous mode TXC and R bus mode XC and R XC and R XC and R A sync h frequency cycle at the gnal wavefor al wavefor sync signal	XC are two diffe C are the same clock clock pin is defined b mr relative to the m, but spreads f	clock) y Icyc e clock rom or	and the copera	tes in the same m al clock before firs	anner t bit
	7.	Periodically sampled and not 10	0% tested					

Specifications

Enhanced Serial Audio Interface Timing



Note: In network mode, output flag transitions can occur at the start of each time slot within the frame. In normal mode, the output flag state is asserted for the entire frame period.



Enhanced Serial Audio Interface Timing




Figure 2-42 ESAI HCKT Timing

Freescale Semiconductor, Inc.

Specifications

Digital Audio Transmitter Timing




Figure 2-43 ESAI HCKR Timing


DIGITAL AUDIO TRANSMITTER TIMING

No.	Characteristic	Expression	100	Unit	
NO.	onaracteristic	Expression	Min	Max	onit
	ACI frequency (see note)			50	MHz
220	ACI period	$2 \times T_{C}$	20	_	ns
221	ACI high duration	$0.5 imes T_{C}$	5	—	ns
222	ACI low duration	$0.5 imes T_{C}$	5	_	ns
223	ACI rising edge to ADO valid	$1.5 imes T_C$	_	15	ns
Note:	In order to assure proper operatio less than 1/2 of the DSP56362 int DSP56362 is running at 100 MHz than 50 MHz.	ernal clock freque	ncy. For e	example,	if the

Table 2-25 Digital Audio Transmitter Timing

Specifications

Timer Timing



AA1280



TIMER TIMING

No.	Characteristics	Expression	100	Unit		
NO.	Gharacteristics	Expression	Min	Max		
480	TIO Low	$2 \times T_{C}$ + 2.0	22.0	—	ns	
481	TIO High	$2 \times T_{C}$ + 2.0	22.0	—	ns	
482	Timer setup time from TIO (Input) assertion to CLKOUT rising edge		9.0	10.0	ns	
483	Synchronous timer delay time from CLKOUT rising edge to the external memory access address out valid caused by first interrupt instruction execution	10.25 × T _C + 1.0	103. 5	_	ns	
484	CLKOUT rising edge to TIO (Output) assertion • Minimum • Maximum	$0.5 \times T_{C} + 3.5$ $0.5 \times T_{C} + 19.8$	8.5	 24.8	ns	
485	CLKOUT rising edge to TIO (Output) deassertion • Minimum • Maximum	$60.5 \times T_{C} + 3.5$ $0.5 \times T_{C} + 19.0$	8.5	 24.8	ns	
Note:	V_{CC} = 3.3 V ± 0.16 V; T _J = 0°C to +100°C	C, C _L = 50 pF				

Table 2-26 Timer Timing

Freescale Semiconductor, Inc.

Specifications

GPIO Timing




Figure 2-47 External Pulse Generation

GPIO TIMING

Table	2-27	GPIO	Timing

No.	Characteristics	Expression	100 MHz		Unit
NO.		Expression	Min	Мах	om
490	CLKOUT edge to GPIO out valid (GPIO out delay time)		_	31.0	ns
491	CLKOUT edge to GPIO out not valid (GPIO out hold time)		3.0		ns


Freescale Semiconductor, Inc.

Specifications

GPIO Timing

No.	Characteristics	Expression	100	Unit	
NO.	Characteristics	Expression	Min	Max	Unit
492	GPIO In valid to CLKOUT edge (GPIO in set-up time)		12.0	_	ns
493	CLKOUT edge to GPIO in not valid (GPIO in hold time)		0.0	_	ns
494	Fetch to CLKOUT edge before GPIO change	$6.75 imes T_{C}$	67.5	_	ns
495	GPIO out rise time	—		13	ns
496	GPIO out fall time	—	—	13	ns
Note:	V_{CC} = 3.3 V ± 0.16 V; T _J = 0°C to +100°C,	C _L = 50 pF			

Table 2-27 GPIO Timing (Continued)



AA0495





Figure 2-48 GPIO Timing

Specifications


JTAG Timing

JTAG TIMING

Na	Characteristics	All freq	uencies	Unit	
No.	Characteristics	Min	Max		
500	TCK frequency of operation $(1/(T_C \times 3); maximum 22 MHz)$	0.0	22.0	MHz	
501	TCK cycle time in Crystal mode	45.0	—	ns	
502	TCK clock pulse width measured at 1.5 V	20.0	—	ns	
503	TCK rise and fall times	0.0	3.0	ns	
504	Boundary scan input data setup time	5.0	—	ns	
505	Boundary scan input data hold time	24.0	—	ns	
506	TCK low to output data valid	0.0	40.0	ns	
507	TCK low to output high impedance	0.0	40.0	ns	
508	TMS, TDI data setup time	5.0	—	ns	
509	TMS, TDI data hold time	25.0	—	ns	
510	TCK low to TDO data valid	0.0	44.0	ns	
511	TCK low to TDO high impedance	0.0	44.0	ns	
512	TRST assert time	100.0		ns	
513	TRST setup time to TCK low	40.0	—	ns	
Notes:	1. $V_{CC} = 3.3 \text{ V} \pm 0.16 \text{V}; \text{ T}_{\text{J}} = 0^{\circ}\text{C}$ to +100°C, $C_{\text{L}} = 50 \text{ pF}$ 2. All timings apply to OnCE module data transfers because it use	s the JTAG po	ort as an inte	rface.	



AA0496



Specifications

JTAG Timing




Figure 2-50 Boundary Scan (JTAG) Timing Diagram





Figure 2-51 Test Access Port Timing Diagram

Freescale Semiconductor, Inc.

Specifications

OnCE Module TimIng





OnCE MODULE TIMING

No.	Characteristics	Expression	100 MHz		Unit
110.	onaracteristics	Expression	Min	Max	Onic
500	TCK frequency of operation	1/(T _C × 3), max 22.0 MHz	0.0	22.0	MHz
514	DE assertion time in order to enter Debug mode	$1.5 imes T_{C}$ + 10.0	25.0		ns
	Response time when DSP56362 is executing NOP instructions from internal memory	5.5 × T _C + 30.0	_	85.0	ns
516	Debug acknowledge assertion time	$3 \times T_{C}$ + 10.0	40.0	_	ns
Note	$V_{CC} = 3.3 \text{ V} \pm 0.16 \text{ V}; \text{ T}_{\text{J}} = 0^{\circ}\text{C} \text{ to } +100^{\circ}\text{C}$	C, C _L = 50 pF			

OnCE Module Timing




Figure 2-53 OnCE—Debug Request


SECTION 3 PACKAGING

PIN-OUT AND PACKAGE INFORMATION

This section provides information about the available package for this product, including diagrams of the package pinouts and tables describing how the signals described in **Section 1** are allocated for the package. The DSP56362 is available in a 144-pin LQFP package.

LQFP Package Description

Top view of the LQFP package is shown in Figure 3-1 with its pin-outs. The LQFP package mechanical drawing is shown in Figure 3-2.



Note: Because of size constraints in this figure, only one name is shown for multiplexed pins. Refer to **Table 3-1** and **Table 3-2** for detailed information about pin functions and signal names.

AA0301

Figure 3-1 DSP56362 Thin Quad Flat Pack (LQFP), Top View

Semiconductor, Inc

0

MOTOROLA

Table 3-1	DSP56362 LQFP Signal Identification by Pin Number
-----------	---

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	SCK/SCL	26	GND _S	51	AA2/RAS2
2	SS/HA2	27	ADO or PD1	52	CAS
3	HREQ	28	ACI or PD0	53	DE
4	SDO0 or PC11	29	TIO0	54	GND _Q
5	SDO1 or PC10	30	HCS/HCS, HA10, or PB13	55	EXTAL
6	SDO2/SDI3 or PC9	31	HA2, HA9, or PB10	56	V _{CCQL}
7	SDO3/SDI2 or PC8	32	HA1, HA8, or PB9	57	V _{CCC}
8	V _{CCS}	33	HA0, HAS/HAS, or PB8	58	GND _C
9	GND _S	34	H7, HAD7, or PB7	59	CLKOUT
10	SDO4/SDI1 or PC7	35	H6, HAD6, or PB6	60	NC (not connected)
11	SDO5/SDI0 or PC6	36	H5, HAD5, or PB5	61	PINIT/NMI
12	FST or PC4	37	H4, HAD4, or PB4	62	TA
13	FSR or PC1	38	V _{CCH}	63	BR
14	SCKT or PC3	39	GND _H	64	BB
15	SCKR or PC0	40	H3, HAD3, or PB3	65	V _{CCC}
16	HCKT or PC5	41	H2, HAD2, or PB2	66	GND _C
17	HCKR or PC2	42	H1, HAD1, or PB1	67	WR
18	V _{CCQL}	43	H0, HAD0, or PB0	68	RD
19	GND _Q	44	RESET	69	AA1/RAS1
20	V _{CCQH}	45	V _{CCP}	70	AA0/RAS0
21	HDS/HDS, HWR/HWR, or PB12	46	РСАР	71	BG
22	HRW, HRD/HRD, or PB11	47	GND _P	72	A0
23	HACK/HACK, HRRQ/HRRQ, or PB15	48	GND _{P1}	73	A1
24	HOREQ/HOREQ, HTRQ/HTRQ, or PB14	49	V _{CCQH}	74	V _{CCA}
25	V _{CCS}	50	AA3/RAS3	75	GND _A

Packaging

Pin-out and Package Information

Table 3-1 DSP56362 LQFP Signal Identification by Pin Number (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
76	A2	99	A17	122	D16
77	A3	100	D0	123	D17
78	A4	101	D1	124	D18
79	A5	102	D2	125	D19
80	V _{CCA}	103	V _{CCD}	126	V _{CCQL}
81	GND _A	104	GND _D	127	GND _Q
82	A6	105	D3	128	D20
83	A7	106	D4	129	V _{CCD}
84	A8	107	D5	130	GND _D
85	A9	108	D6	131	D21
86	V _{CCA}	109	D7	132	D22
87	GND _A	110	D8	133	D23
88	A10	111	V _{CCD}	134	MODD/IRQD
89	A11	112	GND _D	135	MODC/IRQC
90	GND _Q	113	D9	136	MODB/IRQB
91	V _{CCQL}	114	D10	137	MODA/IRQA
92	A12	115	D11	138	TRST
93	A13	116	D12	139	TDO
94	A14	117	D13	140	TDI
95	V _{CCQH}	118	D14	141	тск
96	GND _A	119	V _{CCD}	142	TMS
97	A15	120	GND _D	143	MOSI/HA0
98	A16	121	D15	144	MISO/SDA
Note:	provide a signal with dual after RESET is deasserted polarity; these names are more configurable function	function d, but ac shown w ns; name	ured functionality. Most pins ality, such as the MODx/IRQ t as interrupt lines during ope vith and without overbars, suc assigned to these pins indi is data line H7 in nonmultiple:	c pins that ration. S h as HAS cate the	at select an operating mode ome signals have configurab 5/HAS. Some pins have two function for a specific

in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin.

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
not connected	60	D13	117	GND _{P1}	48
A0	72	D14	118	GND _Q	19
A1	73	D15	121	GND _Q	54

3-4

MOTOROLA

Table 3-2 DSP56362 LQFP Signal Identification by Name (Continued)

		•				
Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	
A10	88	D16	122	GND _Q	90	
A11	89	D17	123	GND _Q	127	
A12	92	D18	124	GND _S	9	
A13	93	D19	125	GND _S	26	
A14	94	D2	102	H0	43	
A15	97	D20	128	H1	42	
A16	98	D21	131	H2	41	
A17	99	D22	132	H3	40	
A2	76	D23	133	H4	37	
A3	77	D3	105	H5	36	
A4	78	D4	106	H6	35	
A5	79	D5	107	H7	34	
A6	82	D6	108	HA0	33	
A7	83	D7	109	HA0	143	
A8	84	D8	110	HA1	32	
A9	85	D9	113	HA10	30	
AA0	70	DE	53	HA2	2	
AA1	69	EXTAL	55	HA2	31	
AA2	51	FSR	13	HA8	32	
AA3	50	FST	12	HA9	31	
ACI	28	GND _A	75	HACK/HACK	23	
ADO	27	GND _A	81	HAD0	43	
BB	64	GND _A	87	HAD1	42	
BG	71	GND _A	96	HAD2	41	
BR	63	GND _C	58	HAD3	40	
CAS	52	GND _C	66	HAD4	37	
CLKOUT	59	GNDD	104	HAD5	36	
D0	100	GND _D	112	HAD6	35	
D1	101	GND _D	120	HAD7	34	
D10	114	GND _D	130	HAS/HAS	33	
D11	115	GND _H	39	HCS/HCS	30	
D12	116	GND _P	47	HDS/HDS	21	

Table 3-2 DSP56362 LQFP Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
HOREQ/HOREQ	24	PB9	32	SDO3	7
HRD/HRD	22	PC0	15	SDO4	10
HREQ	3	PC1	13	SDO5	11
HRRQ/HRRQ	23	PC10	5	SS	2
HRW	22	PC11	4	TA	62
HCKR	17	PC2	17	TCK	141
HCKT	16	PC3	14	TDI	140
HTRQ/HTRQ	24	PC4	12	TDO	139
HWR/HWR	21	PC5	16	TIO0	29
IRQA	137	PC6	11	TMS	142
IRQB	136	PC7	10	TRST	138
IRQC	135	PC8	7	V _{CCA}	74
IRQD	134	PC9	6	V _{CCA}	80
MISO	144	PCAP	46	V _{CCA}	86
MODA	137	PD0	28	V _{CCC}	57
MODB	136	PD1	27	V _{CCC}	65
MODC	135	PINIT	61	V _{CCD}	103
MODD	134	RAS0	70	V _{CCD}	111
MOSI	143	RAS1	69	V _{CCD}	119
NMI	61	RAS2	52	V _{CCD}	129
PB0	43	RAS3	51	V _{CCH}	38
PB1	42	RD	68	V _{CCP}	45
PB10	31	RESET	44	V _{CCQH}	20
PB11	22	SCK	1	V _{CCQH}	49
PB12	21	SCKR	15	V _{CCQH}	95
PB13	30	SCKT	14	V _{CCQL}	18
PB14	24	SCL	1	V _{CCQL}	56
PB15	23	SDA	144	V _{CCQL}	91
PB2	41	SDI0	11	V _{CCQL}	126
PB3	40	SDI1	10	V _{CCS}	8
PB4	37	SDI2	7	V _{CCS}	25
PB5	36	SDI3	6	WR	67
PB6	35	SDO0	4		
PB7	34	SDO1	5		
PB8	33	SDO2	6		

LQFP PACKAGE MECHANICAL DRAWING




Figure 3-2 DSP56362 144-pin LQFP Package

Packaging

Ordering Drawings

ORDERING DRAWINGS

The detailed package drawing is available on the Motorola web page at:

http://mot.sps.com/cgi-bin/cases

Use package 918-03 for the search.

DSP56362 Advance Information

SECTION 4

DESIGN CONSIDERATIONS

THERMAL DESIGN CONSIDERATIONS

An estimation of the chip junction temperature, T_J, in °C can be obtained from the following equation:

 $T_J = T_A + (P_D \times R_{\theta JA})$

Where:

 T_A = ambient temperature °C R_{qJA} = package junction-to-ambient thermal resistance °C/W P_D = power dissipation in package W

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance.

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

 $\begin{array}{ll} \mbox{Where:} & R_{\theta JA} = \mbox{package junction-to-ambient thermal resistance °C/W} \\ R_{\theta JC} = \mbox{package junction-to-case thermal resistance °C/W} \\ R_{\theta CA} = \mbox{package case-to-ambient thermal resistance °C/W} \\ \end{array}$

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages.

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.

Design Considerations

Electrical Design Considerations

If the temperature of the package case (T_T) is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation

$$(T_J - T_T)/P_D.$$

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, thermal characterization parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

ELECTRICAL DESIGN CONSIDERATIONS

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). The suggested value for a pullup or pulldown resistor is 10 k ohm.

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP and from the board ground to each GND pin.
- Use at least six 0.01–0.1 μ F bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 1.2 cm (0.5 inch) per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 15 cm (6 inches) are recommended.

Power Consumption Considerations

- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except for the pins with internal pull-up resistors (TRST, TMS, DE, TCK, and TDI).
- Take special care to minimize noise levels on the V_{CCP}, GND_P, and GND_{P1} pins. •
- If multiple DSP56362 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- RESET must be asserted when the chip is powered up. A stable EXTAL signal should be supplied before deassertion of RESET.
- At power-up, ensure that the voltage difference between the 5 V tolerant pins and the chip V_{CC} never exceeds 3.95 V.

POWER CONSUMPTION CONSIDERATIONS

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the following formula:

 $I = C \times V \times f$

where

C = node/pin capacitance V = voltage swing f = frequency of node/pin toggle

Example 1 Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 100 MHz clock, toggling at its maximum possible rate (50 MHz), the current consumption is

 $I = 50 \times 10^{-12} \times 3.3 \times 50 \times 10^{6} = 8.25 \text{ mA}$

The maximum internal current (I_{CCI}max) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The typical internal current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption, do the following:

- Set the EBD bit when not accessing external memory.
- Minimize external memory accesses and use internal memory accesses.

Design Considerations

PLL Performance Issues

- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.
- Disable unused pin activity (e.g., CLKOUT, XTAL).

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value.

I MIPS = I MHz = $(I_{tvpF2} - I_{tvpF1})$ (F2 - F1)

where :

ere : I_{typF2} = current at F2 I_{typF1} = current at F1 F2 = high frequency (any specified operating frequency) F1 = low frequency (any specified operating frequency lower than F2)

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

PLL PERFORMANCE ISSUES

The following explanations should be considered as general observations on expected PLL behavior. There is no testing that verifies these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature, and voltage ranges. As defined in **Figure 2-1**, for input frequencies greater than 15 MHz and the MF \leq 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.

Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF \leq 4, this jitter is less than ±0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than ±2 ns.

4-4

Host Port Considerations

Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5%. For mid-range MF (10 < MF < 500) this jitter is between 0.5% and approximately 2%. For large MF (MF > 500), the frequency jitter is 2–3%.

Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5%. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time), then the allowed jitter can be 2%. The phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed values.

HOST PORT CONSIDERATIONS

Careful synchronization is required when reading multi-bit registers that are written by another asynchronous system. This synchronization is a common problem when two asynchronous systems are connected, as they are in the host interface. The following paragraphs present considerations for proper operation.

Host Programming Considerations

- Unsynchronized Reading of Receive Byte Registers—When reading the receive byte registers, receive register high (RXH), receive register middle (RXM), or receive register low (RXL), the host interface programmer should use interrupts or poll the receive register data full (RXDF) flag that indicates whether data is available. This ensures that the data in the receive byte registers will be valid.
- **Overwriting Transmit Byte Registers**—The host interface programmer should not write to the transmit byte registers, transmit register high (TXH), transmit register middle (TXM), or transmit register low (TXL), unless the transmit register data empty (TXDE) bit is set, indicating that the transmit byte registers are empty. This ensures that the transmit byte registers will transfer valid data to the host receive (HRX) register.
- Synchronization of Status Bits from DSP to Host—HC, HOREQ, DMA, HF3, HF2, TRDY, TXDE, and RXDF status bits are set or cleared from inside the DSP and read by the host processor (refer to the user's manual for descriptions of these status bits). The host can read these status bits very quickly without regard to the clock rate used by the DSP, but the state of the bit could be changing during the read operation. This is not generally a system problem, because the bit will be read correctly in the next pass of any host polling routine.

However, if the host asserts $\overline{\text{HEN}}$ for more than timing number 31, with a minimum cycle time of timing number 31 + 32, then these status bits are guaranteed to be

Design Considerations

Host Port Considerations

stable. Exercise care when reading status bits HF3 and HF2 as an encoded pair. If the DSP changes HF3 and HF2 from 00 to 11, there is a small probability that the host could read the bits during the transition and receive 01 or 10 instead of 11. If the combination of HF3 and HF2 has significance, the host could read the wrong combination. Therefore, read the bits twice and check for consensus.

- **Overwriting the Host Vector**—The host interface programmer should change the host vector (HV) register only when the host command (HC) bit is clear. This ensures that the DSP interrupt control logic will receive a stable vector.
- Cancelling a Pending Host Command Exception—The host processor may elect to clear the HC bit to cancel the host command exception request at any time before it is recognized by the DSP. Because the host does not know exactly when the exception will be recognized (due to exception processing synchronization and pipeline delays), the DSP may execute the host command exception after the HC bit is cleared. For these reasons, the HV bits must not be changed at the same time that the HC bit is cleared.
- Variance in the Host Interface Timing—The host interface (HDI) may vary (e.g. due to the PLL lock time at reset). Therefore, a host which attempts to load (bootstrap) the DSP should first make sure that the part has completed its HI port programming (e.g., by setting the INIT bit in ICR then polling it and waiting it to be cleared, then reading the ISR or by writing the TREQ/RREQ together with the INIT and then polling INIT, ISR, and the HOREQ pin).

DSP Programming Considerations

- Synchronization of Status Bits from Host to DSP—DMA, HF1, HF0, HCP, HTDE, and HRDF status bits are set or cleared by the host processor side of the interface. These bits are individually synchronized to the DSP clock. (Refer to the user's manual for descriptions of these status bits.)
- Reading HF0 and HF1 as an Encoded Pair—Care must be exercised when reading status bits HF0 and HF1 as an encoded pair, (i.e., the four combinations 00, 01, 10, and 11 each have significance). A very small probability exists that the DSP will read the status bits synchronized during transition. Therefore, HF0 and HF1 should be read twice and checked for consensus.

SECTION 5

ORDERING INFORMATION

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and to place an order.

For information on ordering this and all DSP Audio products, review the SG1004 selector guide at http://e-www.motorola.com/files/shared/doc/selector_guide/SG1004.pdf.

Freescale Semiconductor, Inc.

NOTES

APPENDIX A

POWER CONSUMPTION BENCHMARK

The following benchmark program permits evaluation of DSP power usage in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
;* ;* CHECKS
           Typical Power Consumption
200,55,0,0,0
       page
       nolist
I VEC EQU $000000 ; Interrupt vectors for program debug only
START EQU $8000 ; MAIN (external) program starting address
INT PROG EQU $100 ; INTERNAL program memory starting address
INT_XDAT EQU $0 ; INTERNAL X-data memory starting address
INT YDAT EQU $0 ; INTERNAL Y-data memory starting address
       INCLUDE "ioequ.asm"
       INCLUDE "intequ.asm"
       list
               P:START
       orq
;
       movep #$0123FF,x:M BCR; BCR: Area 3 : 1 w.s (SRAM)
 Default: 1 w.s (SRAM)
;
;
               #$0d0000,x:M PCTL
                                     ; XTAL disable
       movep
                      ; PLL enable
                      ; CLKOUT disable
;
 Load the program
;
;
               #INT PROG,r0
       move
               #PROG START,r1
       move
       do
               #(PROG END-PROG START), PLOAD LOOP
       move
               p:(r1)+,x0
       move
              x0,p:(r0)+
       nop
PLOAD LOOP
;
; Load the X-data
;
              #INT XDAT,r0
       move
             #XDAT START,r1
       move
```

Freescale Semiconductor, Inc. Power Consumption Benchmark

XLOAD I	do move move LOOP	<pre>#(XDAT_END-XDAT_START),XLOAD_LOOP p:(r1)+,x0 x0,x:(r0)+</pre>
; –	the Y-data	
;		
	move	#INT YDAT,r0
	move	#YDAT START,r1
	do	#(YDAT_END-YDAT_START),YLOAD_LOOP
	move	p:(r1)+,x0
	move	x0,y:(r0)+
YLOAD_I	LOOP	
;		
	jmp	INT_PROG
PROG_S1	TART	
	move	#\$0,r0
	move	#\$0,r4
	move	#\$3f,m0
	move	#\$3f,m4
;		
	clr	a
	clr	b
	move	#\$0,x0
	move	#\$0,x1
	move	#\$0,y0
	move	#\$0,y1
	bset	#4,omr ; ebd
; aba	dom	#C0 and
sbr	dor	$\#60, _end$
	mac mac	x0,y0,a x:(r0)+,x1 y:(r4)+,y1 x1,y1,a x:(r0)+,x0 y:(r4)+,y0
	add	a,b
	mac	x0,y0,a x:(r0)+,x1
	mac	x1,y1,a y: (r4)+,y0
	move	b1,x:\$ff
_end		
	bra	sbr
	nop	
PROG_EN	1D	
	nop	
	nop	
XDAT_S1		
;	org	x:0
	dc	\$262EB9
	dc	\$86F2FE
	dc	\$E56A5F

nc.
_
5
Ü
2
0
0
B
0
Ű
0
6
Ü
S O
0

dc	\$616CAC
dc	\$8FFD75
dc	\$9210A
dc	\$A06D7B
dc	\$CEA798
dc	\$8DFBF1
dc	\$A063D6
dc	\$6C6657
dc	\$C2A544
dc	\$A3662D
dc	\$A4E762
dc	\$84F0F3
dc	\$E6F1B0
dc	\$B3829
dc	\$8BF7AE
dc	\$63A94F
dc	\$EF78DC
dc	\$242DE5
dc	\$A3E0BA
dc	\$EBAB6B
dc	\$8726C8
dc	\$CA361
dc	\$2F6E86
dc	\$A57347
dc	\$4BE774
dc	\$8F349D
dc	\$A1ED12
dc	\$4BFCE3
dc	\$EA26E0
dc	\$CD7D99
dc	\$4BA85E
dc	\$27A43F
dc	
dc	\$A8B10C
dc	\$D3A55 \$25EC6A
dc	
dc	\$2A255B
	\$A5F1F8
dc	\$2426D1
dc	\$AE6536
dc	\$CBBC37
dc	\$6235A4
dc	\$37F0D
dc	\$63BEC2
dc	\$A5E4D3
dc	\$8CE810
dc	\$3FF09
dc	\$60E50E
dc	\$CFFB2F
dc	\$40753C
dc	\$8262C5
dc	\$CA641A
dc	\$EB3B4B
dc	\$2DA928
dc	\$AB6641

	dc dc dc dc dc dc dc dc	\$28A7E6 \$4E2127 \$482FD4 \$7257D \$E53C72 \$1A8C3 \$E27540
XDAT_END		
YDAT_STAR		0
;	org dc dc <td><pre>y:0 \$5B6DA \$C3F70B \$6A39E8 \$81E801 \$C666A6 \$46F8E7 \$AAEC94 \$24233D \$802732 \$2E3C83 \$A43E00 \$C2B639 \$85A47E \$ABFDDF \$F3A2C \$2D7CF5 \$E16A8A \$ECB8FB \$4BED18 \$4BED18 \$43F371 \$83A556 \$E1E9D7 \$ACA2C4 \$8135AD \$2CE0E2 \$8F2C73 \$432730 \$A87FA9 \$4A292E \$A63CCF \$6BA65C \$E06D65 \$1AA3A \$A1B6EB \$48AC48 \$EF7AE1 \$6E3006 \$62F6C7 \$6064F4 \$87E41D \$CB2692 \$2C3863</pre></td>	<pre>y:0 \$5B6DA \$C3F70B \$6A39E8 \$81E801 \$C666A6 \$46F8E7 \$AAEC94 \$24233D \$802732 \$2E3C83 \$A43E00 \$C2B639 \$85A47E \$ABFDDF \$F3A2C \$2D7CF5 \$E16A8A \$ECB8FB \$4BED18 \$4BED18 \$43F371 \$83A556 \$E1E9D7 \$ACA2C4 \$8135AD \$2CE0E2 \$8F2C73 \$432730 \$A87FA9 \$4A292E \$A63CCF \$6BA65C \$E06D65 \$1AA3A \$A1B6EB \$48AC48 \$EF7AE1 \$6E3006 \$62F6C7 \$6064F4 \$87E41D \$CB2692 \$2C3863</pre>
	dc	\$C6BC60

dc	\$43A519
dc	\$6139DE
dc	\$ADF7BF
dc	\$4B3E8C
dc	\$6079D5
dc	\$E0F5EA
dc	\$8230DB
dc	\$A3B778
dc	\$2BFE51
dc	\$E0A6B6
dc	\$68FFB7
dc	\$28F324
dc	\$8F2E8D
dc	\$667842
dc	\$83E053
dc	\$A1FD90
dc	\$6B2689
dc	\$85B68E
dc	\$622EAF
dc	\$6162BC
dc	\$E4A245

YDAT_END

Freescale Semiconductor, Inc.

NOTES

APPENDIX B

IBIS MODEL

[IBIS ver] [File name] [File Rev] [Date] [Component] [Manufacture [Package] variable	2.1 56362.ibs 0.0 29/6/2000 56362 er] Motorola typ	min	max
R pkg	45m	22m	75m
L_pkg	2.5nH	1.1nH	4.3nH
C_pkg	1.3pF	1.2pF	1.4pF
[Din] dignal	name medel name		
[PIN]SIGNAL_ 1 sck	name model_name ip5b io		
2 ss	ip5b_10		
3 hreq	ip5b_io		
4 sdo0	ip5b io		
5 sdol	ip5b io		
6 sdoi23	ip5b_io		
7 sdoi32	ip5b_io		
8 svcc	power		
9 sgnd	gnd		
10 sdoi41	ip5b_io		
11 sdoi50	ip5b_io		
12 fst	ip5b_io		
13 fsr 14 sckt	ip5b_io ip5b io		
14 SCKU 15 sckr	ip5b_10		
16 hsckt	ip5b_10		
17 hsckr	ip5b io		
18 qvccl	power		
19 gnd	gnd		
20 qvcch	power		
21 hp12	ip5b_io		
22 hp11	ip5b_io		
23 hp15	ip5b_io		
24 hp14	ip5b_io		
25 svcc	power		
26 sgnd 27 ado	gnd ip5b io		
27 ado 28 aci	ip5b_10		
29 tio	ip5b_10		
30 hp13	ip5b_io		
31 hp10	ip5b_io		
32 hp9	ip5b_io		
33 hp8	ip5b_io		

34	hp7	ip5b io
35	hp6	ip5b io
	hp5	ip5b_io
37	hp4	ip5b_io
	SVCC	power
39	sgnd	gnd
	hp3	ip5b_io
	hp2	ip5b_io
	hp1	ip5b_io
	hp0	ip5b_io
	ires_	ip5b i
	pvcc	power
	pcap	power
	pgnd	gnd
	pgnd1	gnd
	qvcch	power
	aa3	icbc o
	aa2	icbc o
	cas_	icbc_o
	de	ipbw io
	qgnd	gnd
	cxtldis_	iexlh i
	qvccl	power
	CVCC	power
	cgnd	gnd
	clkout	icba_o
	nmi	ipbw i
	ta	icbc o
	br	icbc o
	bb	icbc o
	cvcc	power
	cgnd	gnd
	wr	icbc_o
	rd	icbc_o
	aal	icbc_o
	aa0	icbc_0
	bg_	icbc_0
	eab0	icba o
	eabl	icba_o
	avcc	power
	agnd	gnd
	eab2	icba o
	eab3	icba_0
	eab4	icba_o
	eab5	icba_o
	avcc	power
	agnd eab6	gnd icba o
	eab6 eab7	
	eab8	icba_o icba o
		icba_o
	eab9	
	avcc	power
	agnd	gnd
ΟŎ	eab10	icba_o

Appendix B-2

89 eab11	icba_o
90 qgnd	gnd
91 qvcc	power
92 eab12	icba o
93 eab13	icba o
94 eab14	icba o
	—
95 qvcch	power
96 agnd	gnd
97 eab15	icba_o
98 eab16	icba_o
99 eab17	icba_o
100 edb0	icba_io
101 edb1	icba io
102 edb2	icba io
103 dvcc	power
	=
104 dgnd	gnd
105 edb3	icba_io
106 edb4	icba_io
107 edb5	icba_io
108 edb6	icba io
109 edb7	icba io
110 edb8	icba io
111 dvcc	power
112 dgnd	=
	gnd
113 edb9	icba_io
114 edb10	icba_io
115 edb11	icba_io
116 edb12	icba_io
117 edb13	icba io
118 edb14	icba io
119 dvcc	power
120 dgnd	gnd
120 agna 121 edb15	
	icba_io
122 edb16	icba_io
123 edb17	icba_io
124 edb18	icba_io
125 edb19	icba_io
126 qvccl	power
127 qgnd	gnd
128 edb20	icba io
129 dvcc	power
130 dgnd	gnd
131 edb21	icba io
	_
132 edb22	icba_io
133 edb23	icba_io
134 irqd_	ip5b_i
135 irqc_	ip5b_i
136 irqb_	ip5b_i
137 irqa	ip5b i
138 trst	ip5b i
139 tdo	ip5b o
140 tdi	ip5b_0
141 tck	ip5b_i
142 tms	ip5b_i

MOTOROLA

143 mosi 144 sda 		ip5b_io p5b_io		
[Model]	ip5b_i			
Model type				
Polarity Non-Inverting				
Vinl= 0.8000v				
Vinh= 2.000				
C comp	5.00pF	5.00pF	5.00pF	
		- · · · <u>r</u>	- · · · <u>r</u>	
[Voltage Ra	inge] 3.	3v 3v	3.6v	
[GND clamp]	-			
voltage		I(min) I(max)	
-3.30e+00	-5.21e+02	-3.65e+02	-5.18e+02	
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02	
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02	
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02	
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02	
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02	
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02	
-1.90e+00	-1.63e+02	-1.17e+02	-1.61e+02	
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02	
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01	
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01	
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+00	
-9.00e-01	-9.69e-03	-1.18e+00	-7.81e-03	
-7.00e-01	-2.83e-04	-5.70e-03	-8.42e-04	
-5.00e-01	-1.35e-06	-4.53e-05	-1.00e-05	
-3.00e-01	-1.31e-09	-3.74e-07	-8.58e-09	
-1.00e-01	-2.92e-11	-3.00e-09	-3.64e-11	
0.000e+00	-2.44e-11	-5.14e-10	-2.79e-11	
 [Model]	inth in			
Model type	ip5b_io I/O			
Polarity	Non-Inv	erting		
Vinl= 0.800		creing		
Vinh= 2.000				
C comp	5.00pF	5.00pF	5.00pF	
	5.0021	5.000	5.0001	
I [Voltage Ra	angel 3.	3v 3v	3.6v	
[Pulldown]				
voltage	I(typ)	I(min) I(max)	
		,	, , ,	
-3.30e+00	-5.21e+02	-3.65e+02	-5.18e+02	
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02	
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02	
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02	
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02	
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02	
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02	

-1.90e+00	-1.63e+02	-1.17e+02	-1.61e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.69e+00
-9.00e-01	-5.10e-02	-1.18e+00	-5.63e-02
-7.00e-01	-3.65e-02	-2.25e-02	-4.28e-02
-5.00e-01	-2.65e-02	-1.38e-02	-3.12e-02
			-1.91e-02
-3.00e-01	-1.62e-02	-8.35e-03	
-1.00e-01	-5.49e-03	-2.80e-03	-6.52e-03
1.000e-01	5.377e-03	2.744e-03	6.427e-03
3.000e-01	1.516e-02	7.871e-03	1.823e-02
5.000e-01	2.370e-02	1.252e-02	2.869e-02
7.000e-01	3.098e-02	1.667e-02	3.776e-02
9.000e-01	3.700e-02	2.026e-02	4.544e-02
1.100e+00	4.175e-02	2.324e-02	5.171e-02
1.300e+00	4.531e-02	2.553e-02	5.660e-02
1.500e+00	4.779e-02	2.709e-02	6.023e-02
1.700e+00	4.935e-02	2.803e-02	6.271e-02
1.900e+00	5.013e-02	2.851e-02	6.419e-02
2.100e+00	5.046e-02	2.876e-02	6.494e-02
2.300e+00	5.063e-02	2.892e-02	6.525e-02
2.500e+00	5.075e-02	2.904e-02	6.540e-02
2.700e+00	5.085e-02	2.912e-02	6.549e-02
2.900e+00	5.090e-02	2.876e-02	6.555e-02
3.100e+00	4.771e-02	2.994e-02	6.561e-02
3.300e+00	4.525e-02	3.321e-02	6.182e-02
3.500e+00	4.657e-02	3.570e-02	6.049e-02
3.700e+00	4.904e-02	3.801e-02	6.178e-02
3.900e+00	5.221e-02	4.029e-02	6.450e-02
4.100e+00	5.524e-02	4.253e-02	6.659e-02
4.300e+00	5.634e-02	4.463e-02	6.867e-02
4.500e+00	5.751e-02	4.645e-02	6.970e-02
4.700e+00	5.634e-02	4.786e-02	6.938e-02
4.900e+00	5.648e-02	4.881e-02	6.960e-02
5.100e+00	5.664e-02	4.912e-02	6.983e-02
5.300e+00	5.679e-02	4.795e-02	7.005e-02
5.500e+00	5.693e-02	4.679e-02	7.026e-02
5.700e+00	5.707e-02	4.688e-02	7.049e-02
5.900e+00	5.722e-02	4.700e-02	7.074e-02
6.100e+00	5.741e-02	4.712e-02	7.105e-02
6.300e+00	5.766e-02	4.723e-02	7.147e-02
6.500e+00		4.733e-02	7.205e-02
6.600e+00	5.824e-02		7.242e-02
1	J.0240-02	4.7578-02	7.2420-02
 [מינ[[נית]			
[Pullup]	T (+)	T /) T ()
voltage	I(typ)	I(min) I(max)
	0.000.04	0 100 04	4 100 - 04
-3.30e+00	2.922e-04	2.177e-04	4.123e-04
-3.10e+00	2.881e-04	2.175e-04	4.021e-04
-2.90e+00	2.853e-04	2.173e-04	3.946e-04
-2.70e+00	2.836e-04	2.172e-04	3.893e-04
-2.50e+00	2.825e-04	2.171e-04	3.857e-04
-2.30e+00	2.819e-04	2.170e-04	3.834e-04

-2.10e+00	2.815e-04	2.169e-04	3.820e-04
-1.90e+00	2.813e-04	2.167e-04	3.812e-04
-1.70e+00	2.812e-04	2.520e-04	3.808e-04
-1.50e+00	2.811e-04	3.078e-02	3.806e-04
-1.30e+00	2.810e-04	2.684e-02	3.804e-04
-1.10e+00	2.809e-04	2.277e-02	3.802e-04
-9.00e-01	2.808e-04	1.864e-02	3.801e-04
-7.00e-01	2.997e-04	1.447e-02	3.799e-04
-5.00e-01	1.750e-02	1.031e-02	3.797e-04
-3.00e-01	1.048e-02	6.181e-03	3.776e-04
-1.00e-01	3.487e-03	2.084e-03	4.568e-03
1.000e-01	-3.40e-03	-2.03e-03	-4.22e-03
3.000e-01	-9.69e-03	-5.71e-03	-1.24e-02
5.000e-01	-1.52e-02	-8.99e-03	-1.95e-02
7.000e-01	-2.02e-02	-1.19e-02	-2.61e-02
9.000e-01	-2.46e-02	-1.43e-02	-3.21e-02
1.100e+00	-2.84e-02	-1.62e-02	-3.73e-02
1.300e+00	-3.14e-02	-1.77e-02	-4.18e-02
1.500e+00	-3.37e-02	-1.88e-02	-4.55e-02
1.700e+00	-3.55e-02	-1.95e-02	-4.85e-02
1.900e+00	-3.68e-02	-2.00e-02	-5.09e-02
2.100e+00	-3.78e-02	-2.04e-02	-5.27e-02
2.300e+00	-3.85e-02	-2.07e-02	-5.41e-02
2.500e+00	-3.91e-02	-2.10e-02	-5.51e-02
2.700e+00	-3.96e-02	-2.12e-02	-5.60e-02
2.900e+00	-4.01e-02	-2.15e-02	-5.67e-02
3.100e+00	-4.04e-02	-2.17e-02	-5.74e-02
3.300e+00	-4.08e-02	-2.18e-02	-5.79e-02
3.500e+00	-4.11e-02	-2.20e-02	-5.84e-02
3.700e+00	-4.14e-02	-2.78e-02	-5.89e-02
3.900e+00	-4.17e-02	-1.20e+00	-5.94e-02
4.100e+00	-4.32e-02	-2.15e+01	-5.98e-02
4.300e+00	-4.08e-01	-4.52e+01	-6.10e-02
4.500e+00	-2.73e+01	-6.89e+01	-6.84e-02
4.700e+00	-6.13e+01	-9.25e+01	-7.73e+00
4.900e+00	-9.54e+01	-1.17e+02	-4.18e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.59e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00		-4.18e+02	-4.41e+02
[GND clamp]			
voltage	I(typ)	I(min) I(max)
			. ,
-3.30e+00	-5.21e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	
-2.70e+00		-2.59e+02	
-2.50e+00		-2.23e+02	
			-

366

431

-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+	02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+	02
-1.90e+00	-1.63e+02	-1.17e+02	-1.61e+	
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+	02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+	01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+	01
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+	00
-9.00e-01	-9.69e-03	-1.18e+00	-7.81e-	03
-7.00e-01	-2.83e-04	-5.70e-03	-8.42e-	04
-5.00e-01	-1.35e-06	-4.53e-05	-1.00e-	05
-3.00e-01	-1.31e-09	-3.74e-07	-8.58e-	09
-1.00e-01	-2.92e-11	-3.00e-09	-3.64e-	
0.000e+00	-2.44e-11	-5.14e-10	-2.79e-	11
[Ramp]				
$R_load = 50$		T (-)	T ()
voltage	I(typ)	I(mir	1)	I(max)
dV/dt_r	1.030/0.	465 0.605	5/0.676	1.320/0.
 dV/dt f	1 290/0	671 0.829	9/0 122	1.520/0.
	2.230,00	0,1	,	1.020,01
İ				
[Model]	ip5b_o			
Model_type	3-sta			
Polarity	Non-Inv			
C_comp	5.00pF	5.00pF	5	.00pF
' [Voltage Ra	inge] 3.	3v 3v	3.6v	
[Pulldown]				
voltage	I(typ)	I(mir	1)	I(max)
-3.30e+00		-3.65e+02	-5.18e+	
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+	
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+	
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+	
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+	
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+	
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+	
-1.90e+00	-1.63e+02	-1.17e+02	-1.61e+	
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+	
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+	
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+	
-1.10e+00	-1.02e+01	-2.15e+01	-7.69e+	
-9.00e-01	-5.10e-02	-1.18e+00	-5.63e-	
-7.00e-01	-3.65e-02	-2.25e-02	-4.28e-	
-5.00e-01	-2.65e-02	-1.38e-02	-3.12e-	
-3.00e-01	-1.62e-02	-8.35e-03	-1.91e-	
-1.00e-01	-5.49e-03	-2.80e-03	-6.52e-	
1.000e-01	5.377e-03	2.744e-03	6.427e-	
3.000e-01	1.516e-02	7.871e-03	1.823e-	02

MOTOROLA

5.000e-01	2.370e-02	1.252e-02	2.869e-02
7.000e-01	3.098e-02	1.667e-02	3.776e-02
9.000e-01	3.700e-02	2.026e-02	4.544e-02
1.100e+00	4.175e-02	2.324e-02	5.171e-02
1.300e+00	4.531e-02	2.553e-02	5.660e-02
1.500e+00	4.779e-02	2.709e-02	6.023e-02
1.700e+00	4.935e-02	2.803e-02	6.271e-02
1.900e+00	5.013e-02	2.851e-02	6.419e-02
2.100e+00	5.046e-02	2.876e-02	6.494e-02
2.300e+00	5.063e-02	2.892e-02	6.525e-02
2.500e+00	5.075e-02	2.904e-02	6.540e-02
2.700e+00	5.085e-02	2.912e-02	6.549e-02
2.900e+00	5.090e-02	2.876e-02	6.555e-02
3.100e+00	4.771e-02	2.994e-02	6.561e-02
3.300e+00	4.525e-02	3.321e-02	6.182e-02
3.500e+00	4.657e-02	3.570e-02	6.049e-02
3.700e+00	4.904e-02	3.801e-02	6.178e-02
3.900e+00	5.221e-02	4.029e-02	6.450e-02
4.100e+00	5.524e-02	4.253e-02	6.659e-02
4.300e+00	5.634e-02	4.463e-02	6.867e-02
4.500e+00	5.751e-02	4.645e-02	6.970e-02
4.700e+00	5.634e-02	4.786e-02	6.938e-02
4.900e+00	5.648e-02	4.881e-02	6.960e-02
5.100e+00	5.664e-02	4.912e-02	6.983e-02
5.300e+00	5.679e-02	4.795e-02	7.005e-02
5.500e+00	5.693e-02	4.679e-02	7.026e-02
	5.707e-02	4.688e-02	
5.700e+00			7.049e-02
5.900e+00	5.722e-02	4.700e-02	7.074e-02
6.100e+00	5.741e-02	4.712e-02	7.105e-02
6.300e+00	5.766e-02	4.723e-02	7.147e-02
6.500e+00	5.801e-02	4.733e-02	7.205e-02
6.600e+00	5.824e-02	4.737e-02	7.242e-02
[Pullup]			
voltage	I(typ)	I(mir	n) I(max)
Ì			
-3.30e+00	2.922e-04	2.177e-04	4.123e-04
-3.10e+00	2.881e-04	2.175e-04	4.021e-04
-2.90e+00	2.853e-04	2.173e-04	3.946e-04
-2.70e+00	2.836e-04	2.172e-04	3.893e-04
-2.50e+00	2.825e-04	2.171e-04	3.857e-04
-2.30e+00	2.819e-04	2.170e-04	3.834e-04
-2.10e+00	2.815e-04	2.169e-04	3.820e-04
-1.90e+00	2.813e-04	2.167e-04	3.812e-04
-1.70e+00	2.812e-04	2.520e-04	3.808e-04
-1.50e+00	2.811e-04	3.078e-02	3.806e-04
-1.30e+00	2.810e-04	2.684e-02	3.804e-04
-1.10e+00	2.809e-04	2.277e-02	3.802e-04
-9.00e-01	2.808e-04	1.864e-02	3.801e-04
-7.00e-01	2.997e-04	1.447e-02	3.799e-04
-5.00e-01	1.750e-02	1.031e-02	3.797e-04
-3.00e-01	1.048e-02	6.181e-03	3.776e-04
-1.00e-01	3.487e-03	2.084e-03	4.568e-03
	-3.40e-03	-2.03e-03	-4.22e-03
1.000e-01			

3.000e-01	-9.69e-03	-5.71e-03	-1.24e-02
5.000e-01	-1.52e-02	-8.99e-03	-1.95e-02
7.000e-01	-2.02e-02	-1.19e-02	-2.61e-02
9.000e-01	-2.46e-02	-1.43e-02	-3.21e-02
1.100e+00	-2.84e-02	-1.62e-02	-3.73e-02
1.300e+00	-3.14e-02	-1.77e-02	-4.18e-02
1.500e+00	-3.37e-02	-1.88e-02	-4.55e-02
	-3.55e-02	-1.95e-02	
1.700e+00			-4.85e-02
1.900e+00	-3.68e-02	-2.00e-02	-5.09e-02
2.100e+00	-3.78e-02	-2.04e-02	-5.27e-02
2.300e+00	-3.85e-02	-2.07e-02	-5.41e-02
2.500e+00	-3.91e-02	-2.10e-02	-5.51e-02
2.700e+00	-3.96e-02	-2.12e-02	-5.60e-02
2.900e+00	-4.01e-02	-2.15e-02	-5.67e-02
3.100e+00	-4.04e-02	-2.17e-02	-5.74e-02
3.300e+00	-4.08e-02	-2.18e-02	-5.79e-02
3.500e+00	-4.11e-02	-2.20e-02	-5.84e-02
3.700e+00	-4.14e-02	-2.78e-02	-5.89e-02
3.900e+00	-4.17e-02	-1.20e+00	-5.94e-02
4.100e+00	-4.32e-02	-2.15e+01	-5.98e-02
4.300e+00	-4.08e-01	-4.52e+01	-6.10e-02
4.500e+00	-2.73e+01	-6.89e+01	-6.84e-02
4.700e+00	-6.13e+01	-9.25e+01	-7.73e+00
4.900e+00	-9.54e+01	-1.17e+02	-4.18e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.59e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.21e+02	-4.18e+02	-4.41e+02
[GND clamp]			
voltage	I(typ)	I(min	1) I(max)
	- (- 1 E)	_ (
-3.30e+00	-5.21e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.61e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+00
-9.00e-01	-9.69e-03	-1.18e+00	-7.81e-03
-7.00e-01	-2.83e-04	-5.70e-03	-8.42e-04
-5.00e-01	-1.35e-06	-4.53e-05	-1.00e-05
-3.00e-01	-1.31e-09	-3.74e-07	-8.58e-09
-1.00e-01	-2.92e-11	-3.00e-09	-3.64e-11
T.006-01	2.926-11	5.000-09	2.046-11

0.000e+00 -2.44e-11 -5.14e-10 -2.79e-11 [Ramp] R load = 50.00voltage I(min) I(max) I(typ) dV/dt r 1.030/0.465 0.605/0.676 1.320/0.366 1.290/0.671 0.829/0.122 1.520/0.431 dV/dt f [Model] icba io Model type I/O Polarity Non-Inverting Vinl= 0.8000v Vinh= 2.000v C comp 5.00pF 5.00pF 5.00pF [Voltage Range] 3.3v 3.6v Зv [Pulldown] voltage I(min) I(max) I(typ) -3.30e+00 -5.20e+02 -3.65e+02 -5.18e+02 -3.30e+02 -4.67e+02 -3.10e+00 -4.69e+02 -2.90e+00 -4.18e+02 -2.94e+02 -4.16e+02 -2.70e+00 -3.67e+02 -2.59e+02 -3.65e+02 -2.50e+00 -3.16e+02 -2.23e+02 -3.14e+02 -2.30e+00 -2.65e+02 -1.88e+02 -2.63e+02 -2.10e+00 -2.14e+02 -1.52e+02 -2.12e+02 -1.90e+00 -1.63e+02 -1.17e+02 -1.60e+02 -1.70e+00 -1.13e+02 -9.25e+01 -1.10e+02 -1.50e+00 -7.83e+01 -6.88e+01 -7.58e+01 -1.30e+00 -4.43e+01 -4.52e+01 -4.17e+01 -7.68e+00 -1.10e+00 -1.02e+01 -2.15e+01 -2.70e-02 -9.00e-01 -1.19e+00 -2.90e-02 -7.00e-01 -1.32e-02 -1.25e-02 -1.63e-02 -4.69e-03 -5.00e-01 -9.33e-03 -1.10e-02 -2.81e-03 -3.00e-01 -5.75e-03 -6.76e-03 -1.00e-01 -1.97e-03 -9.48e-04 -2.32e-03 1.000e-01 1.945e-03 9.285e-04 2.307e-03 3.000e-01 2.640e-03 6.599e-03 5.507e-03 5.000e-01 8.649e-03 4.168e-03 1.048e-02 7.000e-01 1.136e-02 5.504e-03 1.393e-02 9.000e-01 1.364e-02 6.636e-03 1.693e-02 1.100e+00 1.547e-02 7.551e-03 1.950e-02 1.300e+00 1.688e-02 8.240e-03 2.162e-02 1.500e+00 1.299e-01 2.331e-02 6.458e-02 1.700e+00 6.746e-02 1.366e-01 1.755e-01 1.900e+00 1.404e-01 6.916e-02 1.847e-01 2.100e+00 1.423e-01 7.006e-02 1.907e-01 2.300e+00 1.433e-01 7.059e-02 1.940e-01

2.500e+00	1.440e-01	7.098e-02	1.958e-01	
2.700e+00	1.445e-01	7.128e-02	1.970e-01	
2.900e+00	1.450e-01	7.154e-02	1.979e-01	
3.100e+00	1.454e-01	7.176e-02	1.986e-01	
3.300e+00	1.458e-01	7.196e-02	1.993e-01	
3.500e+00	1.461e-01	7.223e-02	1.999e-01	
3.700e+00	1.464e-01	8.810e-02	2.004e-01	
3.900e+00	1.469e-01	2.589e+00	2.009e-01	
4.100e+00	1.490e-01	1.451e+01	2.015e-01	
4.300e+00	1.501e+00	2.658e+01	2.030e-01	
4.500e+00	1.813e+01	3.866e+01	2.385e-01	
4.700e+00	3.540e+01	5.076e+01	9.563e+00	
4.900e+00	5.269e+01	6.461e+01	2.682e+01	
5.100e+00	7.541e+01	8.261e+01	4.409e+01	
5.300e+00	1.012e+02	1.006e+02	6.258e+01	
5.500e+00	1.270e+02	1.186e+02	8.836e+01	
5.700e+00	1.527e+02	1.366e+02	1.141e+02	
5.900e+00	1.785e+02	1.546e+02	1.399e+02	
6.100e+00	2.043e+02	1.726e+02	1.657e+02	
6.300e+00	2.301e+02	1.906e+02	1.915e+02	
6.500e+00	2.559e+02	2.086e+02	2.173e+02	
6.600e+00	2.688e+02	2.176e+02	2.302e+02	
	2.00000+02	2.1/00+02	2.3020+02	
' [Pullup]				
voltage	I(typ)	I(mii	n) I(max))
	· 11 /			
-3.30e+00	2.686e+02	1.905e+02	2.686e+02	
-3.30e+00 -3.10e+00	2.686e+02 2.428e+02	1.905e+02 1.725e+02	2.686e+02 2.428e+02	
-3.10e+00	2.428e+02	1.725e+02	2.428e+02	
-3.10e+00 -2.90e+00	2.428e+02 2.170e+02	1.725e+02 1.545e+02	2.428e+02 2.170e+02	
-3.10e+00 -2.90e+00 -2.70e+00	2.428e+02 2.170e+02 1.912e+02	1.725e+02 1.545e+02 1.365e+02	2.428e+02 2.170e+02 1.912e+02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02	1.725e+02 1.545e+02 1.365e+02 1.185e+02	2.428e+02 2.170e+02 1.912e+02 1.655e+02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -5.00e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -5.00e-01 -3.00e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03 4.233e-03	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03 6.789e-04	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03 4.233e-03 1.410e-03	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -5.00e-01 -3.00e-01 1.000e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03 6.789e-04 -6.56e-04	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03 4.233e-03 1.410e-03 -1.38e-03	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 1.000e-01 3.000e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -3.12e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03 6.789e-04 -6.56e-04 -1.86e-03	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03 4.233e-03 1.410e-03 -1.38e-03 -3.99e-03	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 1.000e-01 3.000e-01 5.000e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -3.12e-03 -4.96e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03 6.789e-04 -6.56e-04 -1.86e-03 -2.93e-03	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03 4.233e-03 1.410e-03 -1.38e-03 -3.99e-03 -6.39e-03	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 1.000e-01 3.000e-01 5.000e-01 7.000e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -3.12e-03 -4.96e-03 -6.60e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03 6.789e-04 -6.56e-04 -1.86e-03 -2.93e-03 -3.87e-03	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03 4.233e-03 1.410e-03 -1.38e-03 -3.99e-03 -6.39e-03 -8.59e-03	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.30e+00 -1.10e+00 -9.00e-01 -5.00e-01 -3.00e-01 1.000e-01 5.000e-01 9.000e-01	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -3.12e-03 -4.96e-03 -8.04e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 1.005e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03 6.789e-04 -6.56e-04 -1.86e-03 -2.93e-03 -3.87e-03 -4.66e-03	2.428 \pm +02 2.170 \pm +02 1.912 \pm +02 1.655 \pm +02 1.397 \pm +02 1.139 \pm +02 8.814 \pm +01 6.237 \pm +01 4.389 \pm +01 2.662 \pm +01 9.362 \pm +00 4.663 \pm -02 1.070 \pm -02 7.068 \pm -03 4.233 \pm -03 1.410 \pm -03 -1.38 \pm -03 -3.99 \pm -03 -6.39 \pm -03 -8.59 \pm -03 -1.06 \pm -02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.30e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 1.000e-01 5.000e-01 9.000e-01 1.100e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -3.12e-03 -4.96e-03 -8.04e-03 -9.26e-03	1.725e+02 1.545e+02 1.365e+02 1.185e+02 8.253e+01 6.454e+01 5.068e+01 3.859e+01 2.651e+01 1.444e+01 2.518e+00 2.012e-02 3.518e-03 2.053e-03 6.789e-04 -6.56e-04 -1.86e-03 -2.93e-03 -3.87e-03 -4.66e-03 -5.30e-03	2.428 \pm +02 2.170 \pm +02 1.912 \pm +02 1.655 \pm +02 1.397 \pm +02 1.139 \pm +02 8.814 \pm +01 6.237 \pm +01 4.389 \pm +01 2.662 \pm +01 9.362 \pm +00 4.663 \pm -02 1.070 \pm -02 7.068 \pm -03 4.233 \pm -03 1.410 \pm -03 -1.38 \pm -03 -3.99 \pm -03 -6.39 \pm -03 -8.59 \pm -03 -1.06 \pm -02 -1.23 \pm -02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.30e+00 -1.30e+00 -1.10e+00 -3.00e-01 -3.00e-01 1.000e-01 3.000e-01 5.000e-01 9.000e-01 1.100e+00 1.300e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -4.96e-03 -8.04e-03 -9.26e-03 -1.03e-02	1.725e+02 $1.545e+02$ $1.365e+02$ $1.185e+02$ $1.005e+02$ $8.253e+01$ $6.454e+01$ $5.068e+01$ $3.859e+01$ $2.651e+01$ $1.444e+01$ $2.518e+00$ $2.012e-02$ $3.518e-03$ $2.053e-03$ $6.56e-04$ $-1.86e-03$ $-2.93e-03$ $-3.87e-03$ $-4.66e-03$ $-5.30e-03$ $-6.55e-02$	2.428 \pm +02 2.170 \pm +02 1.912 \pm +02 1.655 \pm +02 1.397 \pm +02 1.139 \pm +02 8.814 \pm +01 6.237 \pm +01 4.389 \pm +01 2.662 \pm +01 9.362 \pm +00 4.663 \pm -02 1.070 \pm -02 7.068 \pm -03 4.233 \pm -03 1.410 \pm -03 -1.38 \pm -03 -3.99 \pm -03 -6.39 \pm -03 -8.59 \pm -03 -1.06 \pm -02 -1.23 \pm -02 -1.38 \pm -02	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -1.90e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 1.000e-01 3.000e-01 5.000e-01 1.100e+00 1.300e+00 1.500e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -4.96e-03 -8.04e-03 -9.26e-03 -1.03e-02 -1.25e-01	1.725e+02 $1.545e+02$ $1.365e+02$ $1.185e+02$ $1.005e+02$ $8.253e+01$ $6.454e+01$ $5.068e+01$ $3.859e+01$ $2.651e+01$ $1.444e+01$ $2.518e+00$ $2.012e-02$ $3.518e-03$ $2.053e-03$ $6.789e-04$ $-6.56e-04$ $-1.86e-03$ $-2.93e-03$ $-3.87e-03$ $-4.66e-03$ $-5.30e-03$ $-6.55e-02$ $-6.93e-02$	2.428 \pm +02 2.170 \pm +02 1.912 \pm +02 1.655 \pm +02 1.397 \pm +02 1.139 \pm +02 8.814 \pm +01 6.237 \pm +01 4.389 \pm +01 2.662 \pm +01 9.362 \pm +00 4.663 \pm -02 1.070 \pm -02 7.068 \pm -03 4.233 \pm -03 1.410 \pm -03 -1.38 \pm -03 -3.99 \pm -03 -6.39 \pm -03 -6.39 \pm -03 -1.06 \pm -02 -1.23 \pm -02 -1.38 \pm -02 -1.70 \pm -01	
-3.10e+00 -2.90e+00 -2.50e+00 -2.50e+00 -2.30e+00 -1.90e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 1.000e-01 3.000e-01 5.000e-01 1.100e+00 1.300e+00 1.500e+00 1.700e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -3.12e-03 -4.96e-03 -8.04e-03 -9.26e-03 -1.03e-02 -1.25e-01 -1.31e-01	1.725e+02 $1.545e+02$ $1.365e+02$ $1.185e+02$ $1.005e+02$ $8.253e+01$ $6.454e+01$ $5.068e+01$ $3.859e+01$ $2.651e+01$ $1.444e+01$ $2.518e+00$ $2.012e-02$ $3.518e-03$ $2.053e-03$ $6.789e-04$ $-6.56e-04$ $-1.86e-03$ $-2.93e-03$ $-3.87e-03$ $-4.66e-03$ $-5.30e-03$ $-6.55e-02$ $-6.93e-02$ $-7.19e-02$	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.362e+00 4.663e-02 1.070e-02 7.068e-03 4.233e-03 1.410e-03 -1.38e-03 -3.99e-03 -6.39e-03 -8.59e-03 -1.06e-02 -1.23e-02 -1.38e-02 -1.38e-02 -1.38e-02 -1.38e-01	
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -1.90e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 1.000e-01 3.000e-01 5.000e-01 1.100e+00 1.300e+00 1.500e+00	2.428e+02 2.170e+02 1.912e+02 1.655e+02 1.397e+02 1.139e+02 8.814e+01 6.237e+01 4.389e+01 2.662e+01 9.360e+00 4.275e-02 8.208e-03 5.635e-03 3.370e-03 1.118e-03 -1.09e-03 -4.96e-03 -8.04e-03 -9.26e-03 -1.03e-02 -1.25e-01	1.725e+02 $1.545e+02$ $1.365e+02$ $1.185e+02$ $1.005e+02$ $8.253e+01$ $6.454e+01$ $5.068e+01$ $3.859e+01$ $2.651e+01$ $1.444e+01$ $2.518e+00$ $2.012e-02$ $3.518e-03$ $2.053e-03$ $6.789e-04$ $-6.56e-04$ $-1.86e-03$ $-2.93e-03$ $-3.87e-03$ $-4.66e-03$ $-5.30e-03$ $-6.55e-02$ $-6.93e-02$	2.428 \pm +02 2.170 \pm +02 1.912 \pm +02 1.655 \pm +02 1.397 \pm +02 1.139 \pm +02 8.814 \pm +01 6.237 \pm +01 4.389 \pm +01 2.662 \pm +01 9.362 \pm +00 4.663 \pm -02 1.070 \pm -02 7.068 \pm -03 4.233 \pm -03 1.410 \pm -03 -1.38 \pm -03 -3.99 \pm -03 -6.39 \pm -03 -6.39 \pm -03 -1.06 \pm -02 -1.23 \pm -02 -1.38 \pm -02 -1.70 \pm -01	

2.300e+00	-1.42e-01	-7.65e-02	-2.03e-01
2.500e+00	-1.44e-01	-7.76e-02	-2.07e-01
2.700e+00	-1.46e-01	-7.85e-02	-2.10e-01
2.900e+00	-1.48e-01	-7.93e-02	-2.13e-01
3.100e+00	-1.49e-01	-8.00e-02	-2.15e-01
3.300e+00	-1.50e-01	-8.06e-02	-2.17e-01
3.500e+00	-1.52e-01	-8.13e-02	-2.19e-01
3.700e+00	-1.53e-01	-8.84e-02	-2.21e-01
3.900e+00	-1.54e-01	-1.26e+00	-2.22e-01
4.100e+00	-1.57e-01	-2.16e+01	-2.24e-01
4.300e+00	-5.25e-01	-4.53e+01	-2.27e-01
4.500e+00	-2.74e+01	-6.89e+01	-2.38e-01
4.700e+00	-6.14e+01	-9.26e+01	-7.90e+00
4.900e+00	-9.55e+01	-1.17e+02	-4.20e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.60e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
		-3.65e+02	
6.300e+00	-4.44e+02		-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.21e+02	-4.19e+02	-4.42e+02
[GND_clamp]		T (!	τ (τ τ)
voltage	I(typ)	I(mir	n) I(max)
2 2 2 2 2 2 2	F 00. 00	2 (5 . 00	F 10 . 00
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-3.10e+00 -2.90e+00	-4.69e+02 -4.18e+02	-3.30e+02 -2.94e+02	-4.67e+02 -4.16e+02
-3.10e+00 -2.90e+00 -2.70e+00	-4.69e+02 -4.18e+02 -3.67e+02	-3.30e+02 -2.94e+02 -2.59e+02	-4.67e+02 -4.16e+02 -3.65e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -2.15e+01 -1.18e+00	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -2.15e+01 -1.18e+00 -6.62e-03	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -2.15e+01 -1.18e+00 -6.62e-03 -6.64e-05	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -2.15e+01 -1.18e+00 -6.62e-03	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -5.00e-01 -3.00e-01	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -2.15e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01 0.000e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11 -1.91e-11
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01 0.000e+00 [POWER_clan	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09 -1.95e-09	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11 -1.91e-11
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01 0.000e+00 [POWER_clan	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09 -1.95e-09	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11 -1.91e-11
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -5.00e-01 -3.00e-01 -1.00e-01 0.000e+00 POWER_clam voltage	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09 -1.95e-09	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11 -1.91e-11
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.50e+00 -1.30e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01 0.000e+00 [POWER_clam voltage -3.30e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09 -1.95e-09 I(min 1.905e+02	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11 -1.91e-11 n) I(max) 2.686e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01 0.000e+00 [POWER_clam voltage -3.30e+00 -3.10e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11 mp] I(typ) 2.686e+02 2.428e+02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09 -1.95e-09 I(min 1.905e+02 1.725e+02	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11 -1.91e-11 1) I (max) 2.686e+02 2.428e+02
-3.10e+00 -2.90e+00 -2.70e+00 -2.50e+00 -2.30e+00 -2.10e+00 -1.90e+00 -1.70e+00 -1.50e+00 -1.30e+00 -1.10e+00 -9.00e-01 -7.00e-01 -3.00e-01 -1.00e-01 0.000e+00 [POWER_clam voltage -3.30e+00 -2.90e+00	-4.69e+02 -4.18e+02 -3.67e+02 -3.16e+02 -2.65e+02 -2.14e+02 -1.63e+02 -1.13e+02 -7.83e+01 -4.43e+01 -1.02e+01 -1.22e-02 -5.18e-04 -2.43e-06 -2.33e-09 -2.10e-11 -1.70e-11 mp] I(typ) 2.686e+02 2.428e+02 2.170e+02	-3.30e+02 -2.94e+02 -2.59e+02 -2.23e+02 -1.88e+02 -1.52e+02 -1.17e+02 -9.25e+01 -6.88e+01 -4.52e+01 -1.18e+00 -6.62e-03 -6.64e-05 -6.35e-07 -6.31e-09 -1.95e-09 I(min 1.905e+02 1.725e+02 1.545e+02	-4.67e+02 -4.16e+02 -3.65e+02 -3.14e+02 -2.63e+02 -2.12e+02 -1.60e+02 -1.10e+02 -7.58e+01 -4.17e+01 -7.67e+00 -1.17e-02 -1.56e-03 -1.80e-05 -1.54e-08 -2.99e-11 -1.91e-11 n) I(max) 2.686e+02 2.428e+02 2.170e+02

124

155

-2.30e+00	1.397e+02	1.005e+02	1.397e+	02
-2.10e+00	1.139e+02	8.253e+01	1.139e+	02
-1.90e+00	8.814e+01	6.454e+01	8.814e+	01
-1.70e+00	6.236e+01	5.068e+01	6.237e+	01
-1.50e+00	4.389e+01	3.859e+01	4.389e+	01
-1.30e+00	2.662e+01	2.651e+01	2.662e+	01
-1.10e+00	9.358e+00	1.444e+01	9.359e+	
-9.00e-01	3.399e-02	2.517e+00	3.554e-	02
-7.00e-01	3.426e-04	1.577e-02	9.211e-	04
-5.00e-01	2.840e-06	7.857e-05	1.655e-	05
-3.00e-01		6.836e-07	1.946e-	08
-1.00e-01	6.162e-11	7.379e-09	7.622e-	11
0.000e+00		2.438e-09	6.240e-	11
[Ramp]				
R load = 50	.00			
_ voltage	I(typ)	I(mir	ı)	I(max)
İ				
dV/dt_r	1.680/0.	164 1.360	0/0.329	1.900/0.
dV/dt_f	1.690/0.	219 1.310	0/0.442	1.880/0.
	d ala a			
[Model]	icba_o	+ o		
Model_type	3-sta			
Polarity	Non-Inv		-	0.0~E
C_comp	5.00pF	5.00pF	5	.00pF
I [Voltage Ra	nge] 3.	3v 3v	3.6v	
[Pulldown]		50 50	5.00	
voltage	I(typ)	I(mir	ר)	I(max)
l	T(C)D)	1 (1111	1)	I (max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+	02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+	
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+	
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+	
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+	
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+	
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+	
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+	
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+	
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+	
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+	
-1.10e+00	-1.02e+01	-2.15e+01	-7.68e+	
-9.00e-01	-2.70e-02	-1.19e+00	-2.90e-	
-7.00e-01	-1.32e-02	-1.25e-02	-1.63e-	
-5.00e-01	-9.33e-03	-4.69e-03	-1.10e-	
-3.00e-01	-5.75e-03	-2.81e-03	-6.76e-	
-1.00e-01	-1.97e-03	-9.48e-04	-2.32e-	
1.000e-01	1.945e-03	9.285e-04	2.307e-	
3.000e-01	5.507e-03	2.640e-03	6.599e-	
J.0000C 01	5.50,000	2.0100 05	0.5556-	

Semiconductor, Inc.

MOTOROLA

5.000e-01	8.649e-03	4.168e-03	1.048e-02
7.000e-01	1.136e-02	5.504e-03	1.393e-02
9.000e-01	1.364e-02	6.636e-03	1.693e-02
1.100e+00	1.547e-02	7.551e-03	1.950e-02
1.300e+00	1.688e-02	8.240e-03	2.162e-02
1.500e+00	1.299e-01	6.458e-02	2.331e-02
1.700e+00	1.366e-01	6.746e-02	1.755e-01
1.900e+00	1.404e-01	6.916e-02	1.847e-01
2.100e+00	1.423e-01	7.006e-02	1.907e-01
2.300e+00	1.433e-01	7.059e-02	1.940e-01
2.500e+00	1.440e-01	7.098e-02	1.958e-01
2.300e+00 2.700e+00	1.440e-01	7.128e-02	1.970e-01
2.900e+00	1.450e-01	7.154e-02	1.979e-01
3.100e+00	1.454e-01	7.176e-02	1.986e-01
3.300e+00	1.458e-01	7.196e-02	1.993e-01
3.500e+00	1.461e-01	7.223e-02	1.999e-01
3.700e+00	1.464e-01	8.810e-02	2.004e-01
3.900e+00	1.469e-01	2.589e+00	2.009e-01
4.100e+00	1.490e-01	1.451e+01	2.015e-01
4.300e+00	1.501e+00	2.658e+01	2.030e-01
4.500e+00	1.813e+01	3.866e+01	2.385e-01
4.700e+00	3.540e+01	5.076e+01	9.563e+00
4.900e+00	5.269e+01	6.461e+01	2.682e+01
5.100e+00	7.541e+01	8.261e+01	4.409e+01
5.300e+00	1.012e+02	1.006e+02	6.258e+01
5.500e+00	1.270e+02	1.186e+02	8.836e+01
5.700e+00	1.527e+02	1.366e+02	1.141e+02
5.900e+00	1.785e+02	1.546e+02	1.399e+02
6.100e+00	2.043e+02	1.726e+02	1.657e+02
6.300e+00	2.301e+02	1.906e+02	1.915e+02
6.500e+00	2.559e+02	2.086e+02	2.173e+02
6.600e+00	2.688e+02	2.176e+02	2.302e+02
[Pullup]			
voltage	I(typ)	I(mir	n) I(max)
-3.30e+00	2.686e+02	1.905e+02	2.686e+02
-3.10e+00	2.428e+02	1.725e+02	2.428e+02
-2.90e+00	2.170e+02	1.545e+02	2.170e+02
-2.70e+00	1.912e+02	1.365e+02	1.912e+02
-2.50e+00	1.655e+02	1.185e+02	1.655e+02
-2.30e+00	1.397e+02	1.005e+02	1.397e+02
-2.10e+00	1.139e+02	8.253e+01	1.139e+02
-1.90e+00	8.814e+01	6.454e+01	8.814e+01
-1.70e+00	6.237e+01	5.068e+01	6.237e+01
-1.50e+00	4.389e+01	3.859e+01	4.389e+01
-1.30e+00	2.662e+01	2.651e+01	2.662e+01
-1.10e+00	9.360e+00	1.444e+01	9.362e+01
-9.00e-01	4.275e-02	2.518e+00	4.663e-02
-7.00e-01	4.275e-02 8.208e-03	2.012e-02	1.070e-02
-5.00e-01	5.635e-03	3.518e-03	7.068e-03
-3.00e-01	3.370e-03	2.053e-03	4.233e-03
-1.00e-01			
1.000e-01	1.118e-03 -1.09e-03	6.789e-04 -6.56e-04	1.410e-03 -1.38e-03

For More Information On This Product, Go to: www.freescale.com

3.000e-01	-3.12e-03	-1.86e-03	-3.99e-03
5.000e-01	-4.96e-03	-2.93e-03	-6.39e-03
7.000e-01	-6.60e-03	-3.87e-03	-8.59e-03
9.000e-01	-8.04e-03	-4.66e-03	-1.06e-02
1.100e+00	-9.26e-03	-5.30e-03	-1.23e-02
1.300e+00	-1.03e-02	-6.55e-02	-1.38e-02
1.500e+00	-1.25e-01	-6.93e-02	-1.70e-01
1.700e+00	-1.31e-01	-7.19e-02	-1.82e-01
1.900e+00	-1.36e-01	-7.38e-02	-1.91e-01
2.100e+00	-1.40e-01	-7.53e-02	-1.97e-01
2.300e+00	-1.42e-01	-7.65e-02	-2.03e-01
2.500e+00	-1.44e-01	-7.76e-02	-2.07e-01
2.700e+00	-1.46e-01	-7.85e-02	-2.10e-01
2.900e+00	-1.48e-01	-7.93e-02	-2.13e-01
3.100e+00	-1.49e-01	-8.00e-02	-2.15e-01
3.300e+00	-1.50e-01	-8.06e-02	-2.17e-01
3.500e+00	-1.52e-01	-8.13e-02	-2.19e-01
3.700e+00	-1.53e-01	-8.84e-02	-2.21e-01
3.900e+00	-1.54e-01	-1.26e+00	-2.22e-01
4.100e+00	-1.57e-01	-2.16e+01	-2.24e-01
4.300e+00	-5.25e-01	-4.53e+01	-2.27e-01
4.500e+00	-2.74e+01	-6.89e+01	-2.38e-01
4.700e+00	-6.14e+01	-9.26e+01	-7.90e+00
4.900e+00	-9.55e+01	-1.17e+02	-4.20e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.60e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.21e+02	-4.19e+02	-4.42e+02
[GND clamp]			
voltage	I(typ)	I(min	.) I(max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+00
-9.00e-01	-1.22e-02	-1.18e+00	-1.17e-02
-7.00e-01	-5.18e-04	-6.62e-03	-1.56e-03
-5.00e-01	-2.43e-06	-6.64e-05	-1.80e-05
-3.00e-01	-2.33e-09	-6.35e-07	-1.54e-08
-1.00e-01	-2.10e-11	-6.31e-09	-2.99e-11

0.000e+00	-1.70e-11	-1.95e-09	-1.91e-1	1
[POWER_clam	-	I(mir		I(max)
voltage	I(typ)	1 (111 1	1)	I (IIIAX)
	2.686e+02	1.905e+02	2.686e+0	0
-3.10e+00	2.428e+02	1.725e+02	2.686e+0 2.428e+0	
-2.90e+00	2.170e+02	1.545e+02	2.170e+0	
-2.70e+00	1.912e+02	1.365e+02	1.912e+0	
-2.50e+00	1.655e+02	1.185e+02	1.655e+0	
-2.30e+00	1.397e+02		1.397e+0	
-2.10e+00		8.253e+01		
-1.90e+00		6.454e+01		
-1.70e+00		5.068e+01		
-1.50e+00		3.859e+01		
-1.30e+00		2.651e+01	2.662e+0	
-1.10e+00			9.359e+0	
-9.00e-01	3.399e-02	2.517e+00	3.554e-0	
-7.00e-01	3.426e-04	1.577e-02	9.211e-0	
	2.840e-06	7.857e-05	1.655e-0	
-3.00e-01	3.401e-09	6.836e-07	1.946e-0	
-1.00e-01	6.162e-11	7.379e-09		.1
0.000e+00	5.758e-11	2.438e-09	6.240e-1	.1
[Ramp]				
$R_load = 50$.00			
voltage	I(typ)	I(mir	1)	I(max)
dV/dt_r	1.680/0.	164 1.360)/0.329	1.900/0.124
dV/dt_f	1.690/0.	219 1.310	0.442	1.880/0.155
[Model]	icbc_o			
Model type	3-sta	te		
Polarity	Non-Inv	rerting		
C_comp	5.00pF	5.00pF	5.	00pF
i				
[Voltage Ra	nge] 3.	3v 3v	3.6v	
[Pulldown]	5			
voltage	I(typ)	I(mir	1)	I(max)
	. 11 /			
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+0	2
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+0	
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+0	
-2.70e+00		-2.59e+02	-3.65e+0	
-2.50e+00		-2.23e+02	-3.14e+0	
-2.30e+00		-1.88e+02	-2.63e+0	
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+0	
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+0	
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+0	
1.,00,00	1.100.02	2.230.01		-

-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01	
-1.30e+00	-4.42e+01	-4.51e+01	-4.17e+01	
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+00	
-9.00e-01	-2.51e-02	-1.18e+00	-2.65e-02	
-7.00e-01	-1.30e-02	-1.16e-02	-1.58e-02	
-5.00e-01	-9.33e-03	-4.67e-03	-1.10e-02	
-3.00e-01	-5.75e-03	-2.81e-03	-6.76e-03	
-1.00e-01	-1.97e-03	-9.48e-04	-2.32e-03	
1.000e-01	1.945e-03	9.285e-04	2.307e-03	
3.000e-01	5.507e-03	2.640e-03	6.599e-03	
5.000e-01	8.649e-03	4.168e-03	1.048e-02	
7.000e-01	1.136e-02	5.504e-03	1.393e-02	
9.000e-01	1.364e-02	6.636e-03	1.693e-02	
1.100e+00	1.547e-02	7.551e-03	1.950e-02	
1.300e+00	1.688e-02	8.240e-03	2.162e-02	
1.500e+00	9.632e-02	4.783e-02	2.331e-02	
1.700e+00	1.012e-01	4.994e-02	1.302e-01	
1.900e+00	1.039e-01	5.118e-02	1.369e-01	
2.100e+00	1.053e-01	5.184e-02	1.412e-01	
2.300e+00	1.060e-01	5.223e-02	1.436e-01	
2.500e+00	1.065e-01	5.251e-02	1.449e-01	
2.700e+00	1.069e-01	5.274e-02	1.458e-01	
2.900e+00	1.073e-01	5.293e-02	1.464e-01	
3.100e+00	1.076e-01	5.309e-02	1.470e-01	
3.300e+00	1.078e-01	5.324e-02	1.475e-01	
3.500e+00	1.081e-01	5.344e-02	1.479e-01	
3.700e+00	1.083e-01	6.705e-02	1.483e-01	
3.900e+00	1.086e-01	2.529e+00	1.487e-01	
4.100e+00	1.103e-01	1.438e+01	1.491e-01	
4.300e+00	1.437e+00	2.638e+01	1.503e-01	
4.500e+00	1.800e+01	3.839e+01	1.810e-01	
4.700e+00	3.519e+01	5.041e+01	9.452e+00	
4.900e+00	5.241e+01	6.419e+01	2.664e+01	
5.100e+00	7.505e+01	8.210e+01	4.384e+01	
5.300e+00	1.007e+02	1.000e+02	6.224e+01	
5.500e+00	1.264e+02	1.179e+02	8.794e+01	
5.700e+00	1.522e+02	1.359e+02	1.136e+02	
5.900e+00	1.779e+02	1.538e+02	1.394e+02	
6.100e+00	2.036e+02	1.717e+02	1.651e+02	
6.300e+00	2.293e+02	1.896e+02	1.908e+02	
6.500e+00	2.550e+02	2.075e+02	2.165e+02	
6.600e+00	2.678e+02	2.165e+02	2.293e+02	
[Pullup]				
voltage	I(typ)	I(mi	n) I (1	max)
-3.30e+00	2.677e+02	1.896e+02	2.677e+02	
-3.10e+00	2.420e+02	1.716e+02	2.420e+02	
-2.90e+00	2.163e+02	1.537e+02	2.163e+02	
-2.70e+00	1.906e+02	1.358e+02	1.906e+02	
-2.50e+00	1.649e+02	1.179e+02	1.649e+02	
-2.30e+00	1.392e+02	9.996e+01	1.392e+02	
-2.10e+00	1.135e+02	8.205e+01	1.135e+02	
-1.90e+00	8.778e+01	6.413e+01	8.778e+01	

-1.70e+00	6.208e+01	5.035e+01	6.208e+01
-1.50e+00	4.368e+01	3.834e+01	4.368e+01
-1.30e+00	2.649e+01	2.633e+01	2.649e+01
-1.10e+00	9.302e+00	1.433e+01	9.303e+00
-9.00e-01	3.838e-02	2.477e+00	4.183e-02
-7.00e-01	8.115e-03	1.789e-02	1.045e-02
-5.00e-01	5.634e-03	3.503e-03	7.064e-03
-3.00e-01	3.370e-03	2.053e-03	4.233e-03
-1.00e-01	1.118e-03	6.789e-04	1.410e-03
1.000e-01	-1.09e-03	-6.56e-04	-1.38e-03
3.000e-01	-3.12e-03	-1.86e-03	-3.99e-03
5.000e-01	-4.96e-03	-2.93e-03	-6.39e-03
7.000e-01	-6.60e-03	-3.87e-03	-8.59e-03
9.000e-01	-8.04e-03	-4.66e-03	-1.06e-02
1.100e+00	-9.26e-03	-5.30e-03	-1.23e-02
1.300e+00	-1.03e-02	-4.75e-02	-1.41e-02
1.500e+00	-9.03e-02	-5.02e-02	-1.23e-01
1.700e+00	-9.49e-02	-5.21e-02	-1.31e-01
1.900e+00	-9.84e-02	-5.34e-02	-1.38e-01
2.100e+00	-1.01e-01	-5.45e-02	-1.43e-01
2.300e+00	-1.03e-01	-5.54e-02	-1.47e-01
2.500e+00	-1.05e-01	-5.62e-02	-1.50e-01
2.700e+00	-1.06e-01	-5.68e-02	-1.52e-01
2.900e+00	-1.07e-01	-5.74e-02	-1.54e-01
3.100e+00	-1.08e-01	-5.79e-02	-1.56e-01
3.300e+00	-1.09e-01	-5.84e-02	-1.57e-01
3.500e+00	-1.10e-01	-5.89e-02	-1.59e-01
3.700e+00	-1.11e-01	-6.49e-02	-1.60e-01
3.900e+00	-1.11e-01	-0.490-02 -1.230+00	-1.61e-01
4.100e+00	-1.14e-01 -4.76e-01	-2.16e+01 -4.52e+01	-1.62e-01 -1.64e-01
4.300e+00			
4.500e+00	-2.73e+01	-6.89e+01	-1.73e-01
4.700e+00	-6.14e+01	-9.25e+01	-7.82e+00
4.900e+00	-9.54e+01	-1.17e+02	-4.19e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.59e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.20e+02	-4.18e+02	-4.41e+02
[GND_clamp]			
voltage	I(typ)	I(mir	n) I(max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+02

-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+0)2
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+0)2
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+0)1
-1.30e+00	-4.42e+01	-4.51e+01	-4.17e+0	
-1.10e+00	-1.02e+01	-2.15e+01	-7.66e+0	
-9.00e-01	-1.03e-02	-1.17e+00	-9.27e-0	
-7.00e-01	-3.74e-04	-5.73e-03	-1.14e-0	
-5.00e-01	-1.72e-06	-5.06e-05	-1.28e-0	
-3.00e-01	-1.67e-09	-4.65e-07	-1.10e-0	
-1.00e-01	-2.03e-11	-4.80e-09	-2.71e-1	
0.000e+00	-1.69e-11	-1.61e-09	-1.89e-1	11
	-			
[POWER_clam	-			
voltage	I(typ)	I(mi	n)	I(max)
-3.30e+00	2.677e+02	1.896e+02	2.677e+0)2
-3.10e+00	2.420e+02	1.716e+02	2.420e+0)2
-2.90e+00	2.163e+02	1.537e+02	2.163e+0)2
-2.70e+00	1.906e+02	1.358e+02	1.906e+0)2
-2.50e+00	1.649e+02	1.179e+02	1.649e+0)2
-2.30e+00	1.392e+02	9.996e+01	1.392e+0)2
-2.10e+00	1.135e+02	8.205e+01	1.135e+(
-1.90e+00	8.778e+01	6.413e+01	8.778e+0	
-1.70e+00	6.208e+01	5.035e+01	6.208e+0	
-1.50e+00	4.368e+01	3.834e+01	4.368e+0	
-1.30e+00	2.649e+01	2.633e+01	2.649e+0	
-1.10e+00	9.300e+00	1.433e+01	9.301e+0	
-9.00e-01	2.962e-02	2.475e+00	3.075e-0	
-7.00e-01	2.501e-04	1.354e-02	6.708e-0	
-5.00e-01	2.066e-06	6.280e-05	1.204e-0	
-3.00e-01	2.487e-09	5.128e-07	1.417e-0	
-1.00e-01	5.672e-11	5.639e-09	6.832e-1	11
0.000e+00	5.334e-11	1.992e-09	5.783e-1	11
[Ramp]				
$R_load = 50$.00			
voltage	I(typ)	I(mi	n)	I(max)
dV/dt_r	1.570/0.	.200 1.21	0/0.411	1.810/0.149
İ				
dV/dt f	1.590/0.	.304 1.17	0/0.673	1.800/0.205
[Model]	ipbw i			
Model_type		-		
Polarity	Non-Inv			
Vinl= 0.800		rereing		
Vinh= 2.000				
	5.00pF	5.00pF	F	00pF
C_comp	2.00pr	5.00PF	Э.	.00pF
	ngol î		2 6-	
[Voltage Ra		.3v 3v	3.6v	

[GND_clamp]		T (!	T
voltage 	I(typ)	I(min	l) I(max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.17e+02
-3.10e+00	-4.69e+02	-3.29e+02	-4.66e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.15e+02
-2.70e+00	-3.67e+02	-2.58e+02	-3.64e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.13e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.62e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.24e+01	-1.10e+02
-1.50e+00	-7.82e+01	-6.87e+01	-7.57e+01
-1.30e+00	-4.42e+01	-4.51e+01	-4.16e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.64e+00
-9.00e-01	-7.17e-03	-1.16e+00	-4.87e-03
-7.00e-01	-1.14e-04	-4.39e-03	-3.03e-04
-5.00e-01	-4.86e-07	-2.55e-05	-2.73e-06
-3.00e-01	-5.19e-10	-1.91e-07	-2.57e-09
-1.00e-01	-1.91e-11	-2.47e-09	-2.19e-11
0.000e+00	-1.68e-11	-1.17e-09	-1.84e-11
[POWER clam	np]		
voltage	I(typ)	I(min) I(max)
-3.30e+00	2.667e+02	1.885e+02	2.667e+02
-3.10e+00	2.411e+02	1.707e+02	2.411e+02
-2.90e+00	2.155e+02	1.528e+02	2.155e+02
-2.70e+00	1.898e+02	1.350e+02	1.898e+02
-2.50e+00	1.642e+02	1.172e+02	1.642e+02
-2.30e+00	1.386e+02	9.935e+01	1.386e+02
-2.10e+00	1.130e+02	8.152e+01	1.130e+02
-1.90e+00	8.739e+01	6.369e+01	8.739e+01
-1.70e+00	6.178e+01	4.999e+01	6.178e+01
-1.50e+00	4.346e+01	3.806e+01	4.346e+01
-1.30e+00	2.634e+01	2.613e+01	2.634e+01
-1.10e+00	9.237e+00	1.421e+01	9.237e+00
-9.00e-01	2.454e-02	2.430e+00	2.488e-02
-7.00e-01	8.741e-05	1.104e-02	2.050e-04
-5.00e-01	6.316e-07	4.079e-05	2.961e-06
-3.00e-01	8.479e-10	2.484e-07	3.721e-09
-1.00e-01	4.420e-11	3.001e-09	4.943e-11
0.000e+00	4.215e-11	1.346e-09	4.543e-11
[Model]	ipbw_io		
Model_type	I/O		
Polarity	Non-Inv	verting	
Vinl= 0.800			
Vinh= 2.000			
C_comp	5.00pF	5.00pF	5.00pF
	_		
[Voltage Ra	ange] 3.	3v 3v	3.6v

[Pulldown] voltage	I(typ)	I(mir	n) I(max)
	T(CAD)	1 (1111	1) I (III.d.X.)
-3.30e+00	-5.20e+02	-3.65e+02	-5.17e+02
-3.10e+00	-4.69e+02	-3.29e+02	-4.66e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.15e+02
-2.70e+00	-3.67e+02	-2.58e+02	-3.64e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.13e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.62e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.24e+01	-1.10e+02
-1.50e+00	-7.82e+01	-6.87e+01	-7.57e+01
-1.30e+00	-4.42e+01	-4.51e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.66e+00
-9.00e-01	-3.69e-02	-1.17e+00	-3.79e-02
-7.00e-01	-2.52e-02	-1.67e-02	-2.81e-02
-5.00e-01	-1.83e-02	-9.77e-03	-2.04e-02
-3.00e-01	-1.11e-02	-5.89e-03	-1.24e-02
-1.00e-01	-3.77e-03	-1.98e-03	-4.20e-03
1.000e-01	3.729e-03	1.940e-03	4.177e-03
3.000e-01	1.076e-02	5.578e-03	1.216e-02
5.000e-01	1.723e-02	8.907e-03	1.965e-02
7.000e-01	2.311e-02	1.191e-02	2.663e-02
9.000e-01	2.836e-02	1.455e-02	3.305e-02
1.100e+00	3.292e-02	1.680e-02	3.887e-02
1.300e+00	3.675e-02	1.862e-02	4.404e-02
1.500e+00	3.979e-02	1.997e-02	4.850e-02
1.700e+00	4.205e-02	2.085e-02	5.223e-02
1.900e+00	4.347e-02	2.136e-02	5.518e-02
2.100e+00	4.413e-02	2.162e-02	5.728e-02
2.300e+00	4.445e-02	2.176e-02	5.843e-02
2.500e+00	4.465e-02	2.186e-02	5.899e-02
2.700e+00	4.479e-02	2.194e-02	5.931e-02
2.900e+00	4.492e-02	2.200e-02	5.953e-02
3.100e+00	4.502e-02	2.206e-02	5.971e-02
3.300e+00	4.511e-02	2.211e-02	5.986e-02
3.500e+00	4.519e-02	2.219e-02	5.999e-02
3.700e+00 3.900e+00	4.526e-02 4.536e-02	3.324e-02	6.010e-02 6.021e-02
		2.452e+00	
4.100e+00	4.614e-02	1.423e+01	6.032e-02
4.300e+00 4.500e+00	1.344e+00 1.783e+01	2.615e+01 3.808e+01	6.065e-02 8.548e-02
4.300e+00 4.700e+00	3.495e+01	5.001e+01	9.298e+00
4.900e+00	5.208e+01	6.371e+01	2.640e+01
5.100e+00	7.463e+01	8.154e+01	4.352e+01
5.300e+00	1.002e+01	9.937e+01	6.184e+01
5.500e+00	1.259e+02	1.172e+02	8.745e+01
5.700e+00	1.515e+02	1.350e+02	1.131e+02
5.900e+00	1.771e+02	1.529e+02	1.387e+02
6.100e+00	2.027e+02	1.707e+02	1.643e+02
6.300e+00	2.283e+02	1.885e+02	1.899e+02
6.500e+00	2.539e+02	2.064e+02	2.155e+02
6.600e+00	2.667e+02	2.153e+02	2.283e+02

[Pullup] voltage	I(typ)	I(mir	ı) I(max)
-3.30e+00	2.667e+02	1.885e+02	2.667e+02
-3.10e+00	2.411e+02	1.707e+02	2.411e+02
-2.90e+00	2.155e+02	1.528e+02	2.155e+02
-2.70e+00	1.898e+02	1.350e+02	1.898e+02
-2.50e+00	1.642e+02	1.172e+02	1.642e+02
-2.30e+00	1.386e+02	9.935e+01	1.386e+02
-2.10e+00	1.130e+02	8.152e+01	1.130e+02
-1.90e+00	8.739e+01	6.369e+01	8.739e+01
-1.70e+00	6.178e+01	4.999e+01	6.178e+01
-1.50e+00	4.346e+01	3.806e+01	4.346e+01
-1.30e+00	2.635e+01	2.613e+01	2.635e+01
-1.10e+00	9.243e+00	1.421e+01	9.245e+00
-9.00e-01	5.536e-02	2.435e+00	6.260e-02
-7.00e-01	2.847e-02	2.689e-02	3.437e-02
-5.00e-01	2.025e-02	1.265e-02	2.451e-02
-3.00e-01	1.208e-02	7.503e-03	1.467e-02
-1.00e-01	3.994e-03	2.474e-03	4.868e-03
1.000e-01	-3.88e-03	-2.38e-03 -6.76e-03	-4.76e-03
3.000e-01 5.000e-01	-1.11e-02 -1.76e-02	-0.76e-03	-1.37e-02 -2.20e-02
7.000e-01	-2.35e-02	-1.40e-02	-2.95e-02
9.000e-01	-2.86e-02	-1.69e-02	-3.63e-02
1.100e+00	-3.30e-02	-1.93e-02	-4.23e-02
1.300e+00	-3.65e-02	-2.10e-02	-4.75e-02
1.500e+00	-3.92e-02	-2.22e-02	-5.17e-02
1.700e+00	-4.12e-02	-2.29e-02	-5.51e-02
1.900e+00	-4.26e-02	-2.35e-02	-5.77e-02
2.100e+00	-4.36e-02	-2.38e-02	-5.97e-02
2.300e+00	-4.43e-02	-2.42e-02	-6.11e-02
2.500e+00	-4.49e-02	-2.44e-02	-6.22e-02
2.700e+00	-4.54e-02	-2.47e-02	-6.31e-02
2.900e+00	-4.58e-02	-2.49e-02	-6.38e-02
3.100e+00	-4.61e-02	-2.50e-02	-6.44e-02
3.300e+00	-4.65e-02	-2.52e-02	-6.49e-02
3.500e+00	-4.68e-02	-2.54e-02	-6.54e-02
3.700e+00	-4.70e-02	-2.99e-02	-6.58e-02
3.900e+00	-4.73e-02	-1.19e+00	-6.62e-02
4.100e+00	-4.81e-02	-2.15e+01	-6.66e-02
4.300e+00	-4.00e-01	-4.51e+01	-6.72e-02
4.500e+00	-2.72e+01	-6.87e+01	-7.21e-02
4.700e+00	-6.12e+01	-9.24e+01	-7.70e+00
4.900e+00	-9.52e+01	-1.17e+02	-4.17e+01
5.100e+00	-1.37e+02	-1.52e+02	-7.57e+01
5.300e+00	-1.88e+02	-1.88e+02	-1.10e+02 -1.60e+02
5.500e+00 5.700e+00	-2.39e+02 -2.90e+02	-2.23e+02 -2.58e+02	-1.60e+02 -2.11e+02
5.900e+00	-2.90e+02 -3.41e+02	-2.94e+02	-2.62e+02
6.100e+00	-3.92e+02	-3.29e+02	-3.13e+02
6.300e+00	-4.43e+02	-3.65e+02	-3.64e+02
6.500e+00	-4.94e+02	-4.00e+02	-4.15e+02
6.600e+00	-5.20e+02	-4.18e+02	-4.41e+02

IBIS Model

[GND_clamp] voltage	I(typ)	I(mi	n)	I(max)
 -3.30e+00	-5.20e+02	-3.65e+02	-5.17e+	02
-3.10e+00	-4.69e+02	-3.29e+02	-4.66e+	02
-2.90e+00	-4.18e+02	-2.94e+02	-4.15e+	02
-2.70e+00	-3.67e+02	-2.58e+02	-3.64e+	02
-2.50e+00	-3.16e+02	-2.23e+02	-3.13e+	02
-2.30e+00	-2.65e+02	-1.88e+02	-2.62e+	02
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+	02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+	02
-1.70e+00	-1.13e+02	-9.24e+01	-1.10e+	02
-1.50e+00	-7.82e+01	-6.87e+01	-7.57e+	
-1.30e+00	-4.42e+01	-4.51e+01	-4.16e+	
-1.10e+00	-1.02e+01	-2.15e+01	-7.64e+	
-9.00e-01	-7.17e-03	-1.16e+00	-4.87e-	
-7.00e-01	-1.14e-04	-4.39e-03	-3.03e-	
-5.00e-01	-4.86e-07	-2.55e-05	-2.73e-	
-3.00e-01	-5.19e-10	-1.91e-07	-2.57e-	
-1.00e-01	-1.91e-11	-2.47e-09	-2.19e-	
0.000e+00	-1.68e-11	-1.17e-09	-1.84e-	11
 [POWER clam]	p]			
voltage	I(typ)	I(mi	n)	I(max)
-3.30e+00	2.667e+02	1.885e+02	2.667e+	02
-3.10e+00	2.411e+02	1.707e+02	2.411e+	02
-2.90e+00	2.155e+02	1.528e+02	2.155e+	02
-2.70e+00	1.898e+02	1.350e+02	1.898e+	02
-2.50e+00	1.642e+02	1.172e+02	1.642e+	02
-2.30e+00	1.386e+02	9.935e+01	1.386e+	02
-2.10e+00	1.130e+02	8.152e+01	1.130e+	02
-1.90e+00	8.739e+01	6.369e+01	8.739e+	
-1.70e+00	6.178e+01	4.999e+01	6.178e+	
-1.50e+00	4.346e+01	3.806e+01	4.346e+	
-1.30e+00	2.634e+01	2.613e+01	2.634e+	
-1.10e+00	9.237e+00	1.421e+01	9.237e+	
-9.00e-01	2.454e-02	2.430e+00	2.488e-	
-7.00e-01	8.741e-05	1.104e-02	2.050e-	
-5.00e-01	6.316e-07	4.079e-05	2.961e-	
-3.00e-01	8.479e-10	2.484e-07	3.721e-	
-1.00e-01	4.420e-11 4.215e-11	3.001e-09	4.943e- 4.543e-	
0.000e+00 I	4.2150-11	1.346e-09	4.5436-	
[Ramp]				
[Ramp] R load = 50	0.0			
voltage	I(typ)	I(mi	n)	I(max)
dV/dt_r	1.140/0.	494 0.69	9/0.978	1.400/0.354
 dV/dt_f 	1.150/0.	505 0.64	2/0.956	1.350/0.350

MOTOROLA

IBIS Model

[Model] iexlh i Model type Input Polarity Non-Inverting Vinl= 0.8000v Vinh= 2.000v C comp 5.00pF 5.00pF 5.00pF [Voltage Range] 3.3v Зv 3.6v [GND clamp] voltage I(typ) I(min) I(max) -3.30e+00 -5.21e+02 -3.66e+02 -5.18e+02 -4.70e+02 -3.30e+02 -4.67e+02 -3.10e+00 -2.90e+00 -4.19e+02 -2.95e+02 -4.16e+02 -2.70e+00 -3.68e+02 -2.59e+02 -3.65e+02 -2.24e+02 -2.50e+00 -3.17e+02 -3.14e+02 -2.30e+00 -2.66e+02 -1.89e+02 -2.63e+02 -2.10e+00 -2.15e+02 -1.53e+02 -2.12e+02 -1.90e+00 -1.64e+02 -1.18e+02 -1.61e+02 -1.70e+00 -1.14e+02 -9.34e+01 -1.11e+02 -1.50e+00 -7.93e+01 -6.98e+01 -7.68e+01 -1.30e+00 -4.53e+01 -4.62e+01 -4.28e+01 -1.10e+00 -1.13e+01 -2.26e+01 -8.78e+00 -9.00e-01 -7.94e-03 -1.87e+00 -3.77e-03 -7.00e-01 -1.62e-06 -5.11e-03 -7.69e-07 -5.00e-01 -3.45e-10 -1.40e-05 -1.72e-10 -1.29e-11 -3.00e-01 -3.90e-08 -1.38e-11 -1.00e-01 -1.10e-11 -8.67e-10 -1.19e-11 0.000e+00 -1.01e-11 -7.13e-10 -1.10e-11 [POWER clamp] voltage I(min) I(max) I(typ) -3.30e+00 2.653e+02 1.870e+02 2.653e+02 -3.10e+00 2.398e+02 1.693e+02 2.398e+02 -2.90e+00 2.143e+02 1.516e+02 2.143e+02 -2.70e+00 1.888e+02 1.339e+02 1.888e+02 -2.50e+00 1.633e+02 1.162e+02 1.633e+02 -2.30e+00 1.378e+02 9.847e+01 1.378e+02 -2.10e+00 1.123e+02 1.123e+02 8.076e+01 -1.90e+00 8.682e+01 6.305e+01 8.682e+01 -1.70e+00 6.133e+01 4.947e+01 6.133e+01 -1.50e+00 4.313e+01 3.766e+01 4.313e+01 -1.30e+00 2.614e+01 2.585e+01 2.614e+01 -1.10e+00 9.145e+00 1.404e+01 9.145e+00 -9.00e-01 1.797e-02 2.364e+00 1.797e-02 -7.00e-01 3.667e-06 7.589e-03 3.667e-06 -5.00e-01 7.730e-10 2.072e-05 7.748e-10 -3.00e-01 2.293e-11 5.767e-08 2.476e-11 -1.00e-01 2.096e-11 1.163e-09 2.278e-11 0.000e+00 2.004e-11 9.618e-10 2.186e-11 [End]

Freescale Semiconductor, Inc.

INDEX

Α

ac electrical characteristics 2-4 Address Trace mode iv, 2-44, 2-47 ALU iii applications v arbitration bus timings 2-47 Arithmetic Logic Unit iii

В

benchmark test algorithm A-1, B-1 bootstrap ROM iv Boundary Scan (JTAG Port) timing diagram 2-83 bus address 1-2 data 1-2 multiplexed 1-2 non-multiplexed 1-2 bus acquisition timings 2-48 bus release timings 2-49, 2-50

С

case outline drawing 3-8 clock external 2-5 operation 2-6 clocks internal 2-5

D

Data Arithmetic Logic Unit iii data memory expansion iv DAX iv, 1-2, 1-19 dc electrical characteristics 2-3 Debug support iv description, general i design considerations electrical 4-3 PLL 4-5, 4-6 power consumption 4-4 thermal 4-1 Digital Audio Transmitter iv, 1-19 Direct Memory Access iii DMA iii DRAM out of page read access 2-41 wait states selection guide 2-33 write access 2-42 out of page and refresh timings 11 wait states 2-37 15 wait states 2-39 4 wait states 2-33 8 wait states 2-36 Page mode read accesses 2-32 wait states selection guide 2-22 write accesses 2-31 Page mode timings 1 wait state 2-23 2 wait states 2-24 3 wait states 2-27 4 wait states 2-29 refresh access 2-43 DRAM controller iv DSP programming 4-8 DSP56300 core features iii DSP56362 features iii specifications 2-1

Ε

electrical design considerations 4-3 Enhanced Serial Audio Interface iv ESAI iv, 1-2 ESSI receiver timing 2-75, 2-76 timings 2-71 transmitter timing 2-74 EXTAL jitter 4-6 external bus control 1-7, 1-8 external bus synchronous timings (SRAM access) 2-44 external clock operation 2-5 external interrupt timina (negative edaetriggered) 2-15

reescale Semiconductor, Inc.

external level-sensitive fast interrupt timing 2-15 external memory access (DMA Source) timing 2-17

External Memory Expansion Port 2-18

F

functional groups 1-2 functional signal groups 1-1

G

general description i General Purpose Input/Output iv GPIO iv, 1-2, 1-25 GPIO timing 2-80 Ground 1-4 PLL 1-4

Н

HDI08 iv, 1-2, 1-11, 1-12, 1-14, 1-15 DSP programming 4-8 DSP synchronization 4-8 Host synchronization 4-6 HDI08 timing 2-52 Host Interface iv, 1-2, 1-11, 1-12, 1-14, 1-15 Host Interface timing 2-52 host port configuration 1-11 Host Port considerations 4-6 Host programming 4-6 Host Request Double 1-2 Single 1-2

I

instruction cache iv internal clocks 2-5 interrupt and mode control 1-9 interrupt control 1-9 interrupt timing 2-9 external level-sensitive fast 2-15 external negative edge-triggered 2-15 synchronous from Wait state 2-16

J

Jitter 4-6 JTAG 1-25 JTAG Port iv reset timing diagram 2-84 timing 2-82, 2-83

Μ

maximum ratings 2-1, 2-2 mechanical drawings 3-8 Memory Expansion Port iv Mfax system 3-8 mode control 1-9 Mode select timing 2-9 multiplexed bus 1-2 multiplexed bus timings read 2-57 write 2-58

Ν

non-multiplexed bus 1-2 non-multiplexed bus timings read 2-55 write 2-56

0

off-chip memory iv OnCE module timing 2-85 OnCE module iv, 1-25 Debug request 2-85 on-chip DRAM controller iv On-Chip Emulation module iv on-chip memory iv operating mode select timing 2-16 ordering drawings 3-8 ordering information 5-1

Ρ

package 144-pin TQFP 3-1 TQFP description 3-2, 3-3 PCU iii Phase Lock Loop iii, 2-8 PLL iii, 2-8 Characteristics 2-8 performance issues 4-5 PLL design considerations 4-5, 4-6 PLL performance issues 4-6 Port A 1-2 Port B 1-2, 1-12, 1-13, 1-14, 1-15 Port C 1-2, 1-19 Port D 1-2, 1-19 power consumption benchmark test A-1, B-1 power consumption design considerations 4-4 power management v Program Control Unit iii

program memory expansion $iv \ensuremath{\textit{program}}$ program RAM iv

R

recovery from Stop state using IRQA 2-16, 2-17 RESET 1-10 Reset timing 2-9, 2-14 synchronous 2-14 ROM, bootstrap iv

S

Serial Host Interface iv, 1-16 SHI iv, 1-2, 1-16 signal groupings 1-1 signals 1-1 functional grouping 1-2 SRAM 2-45 Access 2-44 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state recovery from 2-16, 2-17 Stop timing 2-9 supply voltage 2-2 Switch mode iv Synchronization 4-6 synchronous bus timings SRAM 2 wait states 2-46 SRAM 1 wait state (BCR controlled) 2-45 synchronous interrupt from Wait state timing 2-16 synchronous Reset timing 2-14

Т

TAP iv target applications v Test Access Port iv Test Access Port timing diagram 2-84 Test Clock (TCLK) input timing diagram 2-83 thermal characteristics 2-2 thermal design considerations 4-1 Timer iv, 1-2, 1-25 event input restrictions 2-78 interrupt generation 2-79 timing 2-78 Timing

Digital Audio Transmitter (DAX) 2-77 Enhanced Serial Audio Interface (ESAI) 2-73 General Purpose I/O (GPIO) Timing 2-71 OnCE[™] (On Chip Emulator) Timing 2-71 Serial Host Interface (SHI) SPI Protocol Timing 2-60 Serial Host Interface (SHI) Timing 2-60 timing interrupt 2-9 mode select 2-9 Reset 2-9 Stop 2-9 **TQFP 3-1** pin list by number 3-3 pin-out drawing (top) 3-2 TQFP package drawing 3-8

W

```
Wait mode \boldsymbol{v}
```

Χ

X data RAM $iv\,$

Y

Y data RAM iv

Freescale Semiconductor, Inc.

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 480-768-2130

JAPAN:

Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-8573, Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong 852-26668334

HOME PAGE:

http://motorola.com/semiconductors



Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized applications, adjusted and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola Inc. 2004

DSP56362/D Rev. 3 02/2004

For More Information On This Product, Go to: www.freescale.com