

Single Supply, Rail-to-Rail, Low Cost Instrumentation Amplifier

AD623

FEATURES

Easy to Use
Higher Performance than Discrete Design
Single and Dual Supply Operation
Rail-to-Rail Output Swing
Input Voltage Range Extends 150 mV Below Ground
(Single Supply)
Low Power, 575 µA Max Supply Current
Gain Set with One External Resistor

HIGH ACCURACY DC PERFORMANCE

Gain Range 1 (No Resistor) to 1,000

0.1% Gain Accuracy (G = 1)
0.35% Gain Accuracy (G > 1)
25 ppm Gain Drift (G = 1)
200 μV Max Input Offset Voltage (AD623A)
2 μV/°C Max Input Offset Drift (AD623A)
100 μV Max Input Offset Voltage (AD623B)
1 μV/°C Max Input Offset Drift (AD623B)
25 nA Max Input Bias Current

NOISE

35 nV/ $\sqrt{\text{Hz}}$ RTI Noise @ 1 kHz (G = 1)

20 μ s Settling Time to 0.01% (G = 10)

EXCELLENT AC SPECIFICATIONS
90 dB Min CMRR (G = 10); 84 dB Min CMRR (G = 5)
(@ 60 Hz, 1K Source Imbalance)
800 kHz Bandwidth (G = 1)

APPLICATIONS

Low Power Medical Instrumentation Transducer Interface Thermocouple Amplifier Industrial Process Controls Difference Amplifier Low Power Data Acquisition

PRODUCT DESCRIPTION

The AD623 is an integrated single supply instrumentation amplifier that delivers rail-to-rail output swing on a single supply (+3 V to +12 V supplies). The AD623 offers superior user flexibility by allowing single gain set resistor programming, and conforming to the 8-lead industry standard pinout configuration. With no external resistor, the AD623 is configured for unity gain (G = 1) and with an external resistor, the AD623 can be programmed for gains up to 1,000.


The AD623 holds errors to a minimum by providing superior AC CMRR that increases with increasing gain. Line noise, as well as line harmonics, will be rejected since the CMRR remains constant up to 200 Hz. The AD623 has a wide input

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAM

8-Lead Plastic DIP (N), SOIC (R) and μSOIC (RM) Packages



common-mode range and can amplify signals that have a common-mode voltage 150 mV below ground. Although the design of the AD623 has been optimized to operate from a single supply, the AD623 still provides superior performance when operated from a dual voltage supply ($\pm 2.5~V$ to $\pm 6.0~V$).

Low power consumption (1.5 mW at 3 V), wide supply voltage range, and rail-to-rail output swing make the AD623 ideal for battery powered applications. The rail-to-rail output stage maximizes the dynamic range when operating from low supply voltages. The AD623 replaces discrete instrumentation amplifier designs and offers superior linearity, temperature stability and reliability in a minimum of space. Until the AD623, this level of instrumentation amplifier performance has not been achieved.




Figure 1. CMR vs. Frequency, +5 V_S, 0 V_S

AD623—SPECIFICATIONS SINGLE SUPPLY (typical @ +25°C Single Supply, V_S = +5 V, and R_L = 10 k Ω , unless otherwise noted)

			•	, .	,			,			
Model		A	D623A		AD	623ARN			AD623I		
Specification	Conditions	Min	Typ	Max	Min	Тур	Max	Min	Typ	Max	Units
GAIN	$G = 1 + (100 \text{ k/R}_G)$										
Gain Range		1		1000	1		1000	1		1000	
Gain Error ¹	G1 V _{OUT} =										
	0.05 V to 3.5 V										
	G > 1 V _{OUT} =										
	0.05 V to 4.5 V										
G = 1			0.03	0.10		0.03	0.10		0.03	0.05	%
G = 10			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 100			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 1000			0.10	0.35		0.10	0.35		0.10	0.35	%
Nonlinearity,	G1 V _{OUT} =										
	0.05 V to 3.5 V										
	$G > 1 V_{OUT} =$										
C 1 1000	0.05 V to 4.5 V		50			70			50		
G = 1–1000 Gain vs. Temperature			50			50			50		ppm
G = 1			5	10		5	10		5	10	nnm/°C
G = 1 $G > 1^1$			5 50	10		5 50	10		5 50	10	ppm/°C ppm/°C
			30			30			30		ppiii/ C
VOLTAGE OFFSET	Total RTI Error =										
	$V_{OSI} + V_{OSO}/G$						# 00			100	
Input Offset, V _{OSI}			25	200		200	500		25	100	μV
Over Temperature				350			650			160	μV
Average TC			0.1	2		0.1	2		0.1	1	μV/°C
Output Offset, V _{OSO}			200	1000		500	2000		200	500	μV
Over Temperature			0.5	1500		0.5	2600		0.5	1100	μV
Average TC			2.5	10		2.5	10		2.5	10	μV/°C
Offset Referred to the Input											
vs. Supply (PSR)		80	100		80	100		80	100		dB
G = 1 $G = 10$		100	120		100	120		100	120		dВ
G = 10 G = 100		120	140		120	140		120	140		dB
G = 100 G = 1000		120	140		120	140		120	140		dB
		120	140		120	140		120	140		ub
INPUT CURRENT											
Input Bias Current			17	25		17	25		17	25	nA
Over Temperature			0.5	27.5		0.5	27.5		0.5	27.5	nA
Average TC			25	0		25	0		25	0	pA/°C
Input Offset Current			0.25	2 2.5		0.25	2 2.5		0.25	2 2.5	nA
Over Temperature Average TC			E	2.3		E	2.3		5	2.3	nA
			5			5			3		pA/°C
INPUT											
Input Impedance			alla			alla			alla		Goll D
Differential			2 2			2 2			2 2		GΩ∥pF
Common-Mode	V 0.V/ 10.V/	(11) 0.15	2 2	(37) 1 5	(37) 0.15	2 2	(37) 15	(11) 0.15	2 2	(17) 15	GΩ pF
Input Voltage Range ²	$V_S = +3 \text{ V to } +12 \text{ V}$	$(-V_S) - 0.15$		$(+V_S) - 1.5$	$(-V_S) - 0.15$		$(+V_S)$ – 1.5	$(-V_S) - 0.15$		$(+V_S)$ – 1.5	V
Common-Mode Rejection at 60 Hz with 1 k Ω Source											
Imbalance											
G = 1	$V_{CM} = 0 \text{ V to } 3 \text{ V}$	70	80		70	80		77	86		dB
G = 1 G = 10	$V_{CM} = 0 \text{ V to 3 V}$ $V_{CM} = 0 \text{ V to 3 V}$	90	100		90	100		94	100		dВ
G = 100	$V_{CM} = 0 \text{ V to 3 V}$ $V_{CM} = 0 \text{ V to 3 V}$	105	110		105	110		105	110		dB
G = 1000	$V_{CM} = 0 \text{ V to } 3 \text{ V}$ $V_{CM} = 0 \text{ V to } 3 \text{ V}$	105	110		105	110		105	110		dB
OUTPUT	· Civi · · · · · ·										
	P = 10 kO	+0.01		$(+V_S) - 0.5$	+0.01		(.W) 05	. 0.01		(.V) 05	V
Output Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 100 \text{ k}\Omega$	+0.01		$(+V_S) - 0.5$ $(+V_S) - 0.15$			$(+V_S) - 0.5$ $(+V_S) - 0.15$	+0.01		$(+V_S) - 0.5$ $(+V_S) - 0.15$	
	IC_ = 100 K22	+0.01		(+ v _S) - 0.13	+0.01		(+ v _S) - 0.13	+0.01		(+ v _S) - 0.13	V
DYNAMIC RESPONSE											
Small Signal -3 dB											
Bandwidth			000						000		177
G = 1			800			800			800		kHz
G = 10			100			100			100		kHz
G = 100			10			10			10		kHz
C 1000											kHz
G = 1000			2			2			2		
Slew Rate			2 0.3			2 0.3			2 0.3		V/µs
Slew Rate Settling Time to 0.01%	$V_S = +5 \text{ V}$		0.3			0.3			0.3		V/µs
Slew Rate Settling Time to 0.01% $G = 1$	Step Size: 3.5 V										
Slew Rate Settling Time to 0.01%			0.3			0.3			0.3		V/µs

-2-

REV. C

DUAL SUPPLIES (typical @ $+25^{\circ}$ C Dual Supply, $V_{s}=\pm5$ V, and $R_{L}=10$ k Ω , unless otherwise noted)

Model			D623A			23AR			AD62		
Specification	Conditions	Min	Typ	Max	Min	Тур	Max	Min	Typ	Max	Units
GAIN Gain Range Gain Error ¹	$G = 1 + (100 \text{ k/R}_G)$ $G1 V_{OUT} =$ -4.8 V to 3.5 V	1		1000	1		1000	1		1000	
	G > 1 V _{OUT} = 0.05 V to 4.5 V		0.00	0.10		0.00	0.10		0.00	0.05	0/
G = 1 $G = 10$			0.03 0.10	0.10 0.35			0.10 0.35			0.05 0.35	% %
G = 10 G = 100			0.10	0.35			0.35			0.35	%
G = 1000			0.10	0.35			0.35			0.35	%
Nonlinearity,	G1 V _{OUT} = -4.8 V to 3.5 V										
	$G > 1 V_{OUT} =$ $-4.8 V to 4.5 V$										
G = 1-1000	4.0 V to 4.0 V		50			50			50		ppm
Gain vs. Temperature											• •
$G = 1$ $G > 1^{1}$			5 50	10		5 50	10		5 50	10	ppm/°C
VOLTAGE OFFSET	Total RTI Error = V _{OSI} + V _{OSO} /G										
Input Offset, V _{OSI}	35. 350		25	200		200	500		25	100	μV
Over Temperature				350			650			160	μV
Average TC			0.1	2		0.1	2		0.1	1	μV/°C
Output Offset, V _{OSO} Over Temperature			200	1000 1500		500	2000 2600		200	500 1100	μV μV
Average TC			2.5	10		2.5	10		2.5	100	μV/°C
Offset Referred to the Input			2.0	10		2.0	10		2.0	10	μ
vs. Supply (PSR)											
G = 1		80	100		80	100		80	100		dB
G = 10		100	120		100	120		100	120		dB
G = 100 G = 1000		120 120	140 140		120 120	140 140		120 120	140 140		dB dB
INPUT CURRENT		120	140		120	140		120	140		ub
Input Bias Current			17	25		17	25		17	25	nA
Over Temperature				27.5			27.5			27.5	nA
Average TC			25			25			25		pA/°C
Input Offset Current			0.25	2		0.25			0.25	2	nA
Over Temperature			-	2.5		-	2.5		-	2.5	nA
Average TC			5			5			5		pA/°C
INPUT Input Impedance											
Differential			2 2			2 2			2 2		GΩ∥pF
Common-Mode			2 2			2 2			2 2		GΩ∥pF
Input Voltage Range ²	$V_S = +2.5 \text{ V to } \pm 6 \text{ V}$	$(-V_S) - 0.15$		$(+V_S) - 1.5$	$(-V_S)$ -0.15		$(+V_S) - 1.5$	$(-V_S) - 0.15$	i	$(+V_S) - 1.5$	V
Common-Mode Rejection at											
60 Hz with 1 kΩ Source Imbalance											
G = 1	$V_{\rm CM} = +3.5 \text{ V to } -5.15 \text{ V}$	70	80		70	80		77	86		dB
G = 10	$V_{CM} = +3.5 \text{ V to } -5.15 \text{ V}$	90	100		90	100		94	100		dB
G = 100	$V_{\rm CM} = +3.5 \text{ V to } -5.15 \text{ V}$	105	110		105	110		105	110		dB
G = 1000	$V_{\rm CM} = +3.5 \text{ V to } -5.15 \text{ V}$	105	110		105	110		105	110		dB
OUTPUT											
Output Swing	$R_L = 10 \text{ k}\Omega, V_S = \pm 5 \text{ V}$ $R_L = 100 \text{ k}\Omega$	$(-V_S) +0.2$ $(-V_S) + 0.05$		$(+V_S) - 0.5$ $(+V_S) - 0.15$	$(-V_S) + 0.2$ $(-V_S) + 0.05$		$(+V_S) - 0.5$ $(+V_S) - 0.15$	$(-V_S) + 0.2$ $(-V_S) + 0.05$	5	$(+V_S) - 0.5$ $(+V_S) - 0.15$	V
DYNAMIC RESPONSE Small Signal -3 dB Bandwidth											
G = 1			800			800			800		kHz
G = 10			100			100			100		kHz
G = 100			10			10			10		kHz
G = 1000			2			2			2		kHz
Slew Rate			0.3			0.3			0.3		V/µs
Settling Time to 0.01%	$V_S = \pm 5 \text{ V}, 5 \text{ V Step}$		0.0			00			0.0		
G = 1			30			30			30		μs
G = 10			20		1	20			20		μs

REV. C -3-

AD623—SPECIFICATIONS BOTH DUAL AND SINGLE SUPPLIES

Model			AD623A			AD623ARM			AD623B		
Specification	Conditions	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Units
NOISE	()2 ()2										
Voltage Noise, 1 kHz	Total RTI Noise = $\sqrt{\left(e_{ni}\right)^2 + \left(e_{no}/G\right)^2}$										
Input, Voltage Noise, e _{ni}	()		35			35			35		nV/√Hz
Output, Voltage Noise, e _{no}			50			50			50		nV/√ Hz
RTI, 0.1 Hz to 10 Hz											
G = 1			3.0			3.0			3.0		μV p-p
G = 1000	2 4 1 7 7		1.5			1.5			1.5		μV p-p
Current Noise	f = 1 kHz		100			100			100		fA/√Hz
0.1 Hz to 10 Hz			1.5			1.5			1.5		pA p-p
REFERENCE INPUT											
R_{IN}			100	$\pm 20\%$		100	$\pm 20\%$		100	$\pm 20\%$	kΩ
${ m I_{IN}}$	$V_{IN+}, V_{REF} = 0$		+50	+60		+50	+60		+50	+60	μA
Voltage Range		$-V_S$		$+V_S$	$-V_S$		$+V_S$	$-V_S$		$+V_S$	V
Gain to Output			1 ± 0.0	0002		1 ± 0.0	0002		1 ± 0.0	002	V
POWER SUPPLY											
Operating Range	Dual Supply	±2.5		± 6	±2.5		± 6	±2.5		± 6	V
	Single Supply	+2.7		+12	+2.7		+12	+2.7		+12	V
Quiescent Current	Dual Supply		375	550		375	550		375	550	μA
	Single Supply		305	480		305	480		305	480	μA
Over Temperature				625			625			625	μА
TEMPERATURE RANGE											
For Specified Performance			-40 to	+85		-40 to	+85		-40 to	+85	°C

NOTES

Specifications subject to change without notice.

ABSOLUTE	MANTATIM	DATINGO
ABSOLUTE	MAXIMUM	KALINGS

Supply Voltage
Internal Power Dissipation ² 650 mW
Differential Input Voltage ±6 V
Output Short Circuit Duration Indefinite
Storage Temperature Range
(N, R, RM)65°C to $+125$ °C
Operating Temperature Range
(A)40°C to +85°C

Lead Temperature Range		
(Soldering 10 seconds)	+	-300°C
NOTES		

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Brand Code
AD623AN	-40°C to +85°C	8-Lead Plastic DIP	N-8	
AD623AR	-40°C to +85°C	8-Lead SOIC	SO-8	
AD623ARM	-40°C to +85°C	8-Lead μSOIC	RM-8	J0A
AD623AR-REEL	-40°C to +85°C	13" Tape and Reel	SO-8	
AD623AR-REEL7	-40°C to +85°C	7" Tape and Reel	SO-8	
AD623ARM-REEL	-40°C to +85°C	13" Tape and Reel	RM-8	J0A
AD623ARM-REEL7	-40°C to +85°C	7" Tape and Reel	RM-8	J0A
AD623BN	-40°C to +85°C	8-Lead Plastic DIP	N-8	
AD623BR	-40°C to +85°C	8-Lead SOIC	SO-8	
AD623BR-REEL	-40°C to +85°C	13" Tape and Reel	SO-8	
AD623BR-REEL7	-40°C to +85°C	7" Tape and Reel	SO-8	

ESD SUSCEPTIBILITY _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 volts, which readily accumulate on the human body and on test equipment, can discharge without detection. Although the AD623 features proprietary ESD protection circuitry, permanent damage may still occur on these devices if they are subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



¹Does not include effects of external resistor R_G.

 $^{^{2}}$ One input grounded. G = 1.

²Specification is for device in free air:

⁸⁻Lead Plastic DIP Package: $\theta_{JA} = 95^{\circ}\text{C/W}$

⁸⁻Lead SOIC Package: $\theta_{JA} = 155^{\circ}\text{C/W}$ 8-Lead $\mu \text{SOIC Package: } \theta_{JA} = 200^{\circ}\text{C/W}$

Typical Characteristics (@ +25°C V $_{\text{S}}$ = ±5 V, R_{L} = 10 $\text{k}\Omega$ unless otherwise noted)—AD623




Figure 2. Typical Distribution of Input Offset Voltage; Package Option N-8, SO-8




Figure 5. Typical Distribution of Output Offset Voltage, $V_S = +5$, Single Supply, $V_{REF} = -0.125$ V; Package Option N-8. SO-8




Figure 3. Typical Distribution of Output Offset Voltage; Package Option N-8, SO-8




Figure 6. Typical Distribution for Input Offset Current; Package Option N-8, SO-8




Figure 4. Typical Distribution of Input Offset Voltage, $V_S = +5$, Single Supply, $V_{REF} = -0.125$ V; Package Option N-8, SO-8




Figure 7. Typical Distribution for Input Offset Current, $V_S = +5$, Single Supply, $V_{REF} = -0.125$ V; Package Option N-8, SO-8

REV. C –5–




Figure 8. Typical Distribution for CMRR (G = 1)




Figure 9. Voltage Noise Spectral Density vs. Frequency




Figure 10. I_{BIAS} vs. CMV, $V_S = \pm 5$ V

-6- REV. C

TEMPERATURE - °C




Figure 14. 0.1 Hz to 10 Hz Current Noise (0.71 pA/Div)




Figure 15. 0.1 Hz to 10 Hz RTI Voltage Noise (1 Div = $1 \mu V p-p$)




Figure 16. CMR vs. Frequency, +5, 0 V_S , $V_{REF} = 2.5 V$




Figure 17. CMR vs. Frequency, $\pm 5 V_S$




Figure 18. Gain vs. Frequency ($V_S = +5 \text{ V}, 0 \text{ V}$), $V_{REF} = 2.5 \text{ V}$




Figure 19. Maximum Output Voltage vs. Common Mode, G=1, $R_{L}=100~\mathrm{k}\Omega$

REV. C -7-




Figure 20. Maximum Output Voltage vs. Common Mode, $G \ge 10$, $R_L = 100~k\Omega$




Figure 21. Maximum Output Voltage vs. Common Mode, $G=1,\ V_S=+5\ V,\ R_L=100\ k\Omega$




Figure 22. Maximum Output Voltage vs. Common Mode, $G \ge 10$, $V_S = +5$ V, $R_L = 100$ k Ω





Figure 23. Positive PSRR vs. Frequency, $\pm 5~V_{\rm S}$



-8- REV. C




Figure 26. Large Signal Response, $G \le 10$




Figure 29. Large Signal Pulse Response and Settling Time, G = -10 (0.250 mV = 0.01%), $C_L = 100$ pF




Figure 27. Settling Time to 0.01% vs. Gain, for a 5 V Step at Output, C_L = 100 pF, V_S = ± 5 V




Figure 30. Large Signal Pulse Response and Settling Time, G = 100, $C_L = 100$ pF




Figure 28. Large Signal Pulse Response and Settling Time, G = -1 (0.250 mV = 0.01%), $C_L = 100$ pF




Figure 31. Large Signal Pulse Response and Settling Time, G = -1000 (5 mV = 0.01%), $C_L = 100$ pF

REV. C –9–




Figure 32. Small Signal Pulse Response, G = 1, R_L = 10 k Ω , C_L = 100 pF




Figure 35. Small Signal Pulse Response, G=1000, $R_L=10~k\Omega$, $C_L=100~pF$




Figure 33. Small Signal Pulse Response, G=10, $R_L=10~k\Omega$, $C_L=100~pF$




Figure 36. Gain Nonlinearity, G = -1 (50 ppm/Div)




Figure 34. Small Signal Pulse Response G=100, $R_L=10~k\Omega,$ $C_L=100~pF$




Figure 37. Gain Nonlinearity, G = -10 (6 ppm/Div)

-10- REV. C




Figure 38. Gain Nonlinearity (G = -100, 15 ppm/Div)




Figure 39. Output Voltage Swing vs. Output Current

THEORY OF OPERATION

The AD623 is an instrumentation amplifier based on a modified classic three op amp approach, to assure single or dual supply operation even at common-mode voltages at the negative supply rail. Low voltage offsets, input and output, as well as absolute gain accuracy, and one external resistor to set the gain, make the AD623 one of the most versatile instrumentation amplifiers in its class.

The input signal is applied to PNP transistors acting as voltage buffers and providing a common-mode signal to the input amplifiers (Figure 40). An absolute value 50 k Ω resistor in each of the amplifiers' feedback assures gain programmability.

The differential output is

$$V_O = \left(1 + \frac{100 \ k\Omega}{R_G}\right) V_C$$

The differential voltage is then converted to a single-ended voltage using the output amplifier, which also rejects any common-mode signal at the output of the input amplifiers.

Since all the amplifiers can swing to either supply rails, as well as have their common-mode range extended to below the negative supply rail, the range over which the AD623 can operate is further enhanced (Figures 19 and 20).

The output voltage at Pin 6 is measured with respect to the potential at Pin 5. The impedance of the reference pin is $100 \ k\Omega$, so in applications requiring V/I conversion, a small resistor between Pins 5 and 6 is all that is needed.




Figure 40. Simplified Schematic

The bandwidth of the AD623 is reduced as the gain is increased, since all the amplifiers are of voltage feedback type. At unity gain, it is the output amplifier that limits the bandwidth. Therefore even at higher gains the AD623 bandwidth does not roll off as quickly.

APPLICATIONS

Basic Connection

Figure 41 shows the basic connection circuit for the AD623. The $+V_S$ and $-V_S$ terminals are connected to the power supply. The supply can be either bipolar ($V_S=\pm 2.5~V$ to $\pm 6~V$) or single supply ($-V_S=0~V,~+V_S=3.0~V$ to 12 V). Power supplies should be capacitively decoupled close to the devices power pins. For best results, use surface mount 0.1 μF ceramic chip capacitors and 10 μF electrolytic tantalum capacitors.

The input voltage, which can be either single-ended (tie either –IN or +IN to ground) or differential is amplified by the programmed gain. The output signal appears as the voltage difference between the Output pin and the externally applied voltage on the REF input. For a ground referenced output, REF should be grounded.

GAIN SELECTION


The AD623's gain is resistor programmed by R_G , or more precisely, by whatever impedance appears between Pins 1 and 8. The AD623 is designed to offer accurate gains using $0.1\%{-}1\%$ tolerance resistors. Table I shows required values of R_G for various gains. Note that for G=1, the R_G terminals are unconnected $(R_G={}^\infty).$ For any arbitrary gain, R_G can be calculated by using the formula


$$R_G = 100 \ k\Omega/(G-1)$$

REFERENCE TERMINAL

The reference terminal potential defines the zero output voltage and is especially useful when the load does not share a precise ground with the rest of the system. It provides a direct means of injecting a precise offset to the output. The reference terminal is also useful when bipolar signals are being amplified as it can be used to provide a virtual ground voltage. The voltage on the reference terminal can be varied from $-V_S$ to $+V_S$.

REV. C –11–





a. Dual Supply

b. Single Supply

Figure 41. Basic Connections

Table I. Required Values of Gain Resistors

Desired Gain	1% Std Table Value of R_G , Ω	Calculated Gain Using 1% Resistors		
2	100 k	2		
5	24.9 k	5.02		
10	11 k	10.09		
20	5.23 k	20.12		
33	3.09 k	33.36		
40	2.55 k	40.21		
50	2.05 k	49.78		
65	1.58 k	64.29		
100	1.02 k	99.04		
200	499	201.4		
500	200	501		
1000	100	1001		

INPUT AND OUTPUT OFFSET VOLTAGE

The low errors of the AD623 are attributed to two sources, input and output errors. The output error is divided by the programmed gain when referred to the input. In practice, the input errors dominate at high gains and the output errors dominate at low gains. The total $V_{\rm OS}$ for a given gain is calculated as:

 $Total\ Error\ RTI = Input\ Error + (Output\ Error/G)$

 $Total\ Error\ RTO = (Input\ Error \times G) + Output\ Error$

RTI offset errors and noise voltages for different gains are shown below in Table II.

Table II. RTI Error Sources

Gain	Max Total Input Offset Error μV μV		Max Total Inpu Offset Dri µV/°C		Total Input Referred Noise (nV/√Hz)		
Gain		AD623B	AD623A	•	AD623A & AD623B		
1	1200	600	12	11	62		
2	700	350	7	6	45		
5	400	200	4	3	38		
10	300	150	3	2	35		
20	250	125	2.5	1.5	35		
50	220	110	2.2	1.2	35		
100	210	105	2.1	1.1	35		
1000	200	100	2	1	35		

INPUT PROTECTION

Internal supply referenced clamping diodes allow the input, reference, output and gain terminals of the AD623 to safely withstand overvoltages of 0.3 V above or below the supplies. This is true for all gains, and for power on and off. This last case is particularly important since the signal source and amplifier may be powered separately.

If the overvoltage is expected to exceed this value, the current through these diodes should be limited to about 10 mA using external current limiting resistors. This is shown in Figure 42. The size of this resistor is defined by the supply voltage and the required overvoltage protection.




Figure 42. Input Protection

RF INTERFERENCE

-12-

All instrumentation amplifiers can rectify high frequency out-of-band signals. Once rectified, these signals appear as dc offset errors at the output. The circuit of Figure 43 provides good RFI suppression without reducing performance within the in amps pass band. Resistor R1 and capacitor C1 (and likewise, R2 and C2) form a low-pass RC filter that has a –3 dB BW equal to: $F=1/(2\,\pi\,R1C1).$ Using the component values shown, this filter has a –3 dB bandwidth of approximately 40 kHz. Resistors R1 and R2 were selected to be large enough to isolate the circuit's input from the capacitors, but not large enough to significantly increase the circuit's noise. To preserve commonmode rejection in the amplifier's pass band, capacitors C1 and C2 need to be 5% or better units, or low cost 20% units can be tested and "binned" to provide closely matched devices.

Capacitor C3 is needed to maintain common-mode rejection at the low frequencies. R1/R2 and C1/C2 form a bridge circuit whose output appears across the in amp's input pins. Any mismatch between C1 and C2 will unbalance the bridge and reduce common-mode rejection. C3 ensures that any RF signals

are common mode (the same on both in amp inputs) and are not applied differentially. This second low pass network, R1+R2 and C3, has a –3 dB frequency equal to: $1/(2\,\pi$ (R1+R2) (C3)). Using a C3 value of 0.047 μF as shown, the –3 dB signal BW of this circuit is approximately 400 Hz. The typical dc offset shift over frequency will be less than 1.5 μV and the circuit's RF signal rejection will be better than 71 dB. The 3 dB signal bandwidth of this circuit may be increased to 900 Hz by reducing resistors R1 and R2 to 2.2 k Ω . The performance is similar to that using 4 k Ω resistors, except that the circuitry preceding the in amp must drive a lower impedance load.

The circuit of Figure 43 should be built using a PC board with a ground plane on both sides. All component leads should be as short as possible. Resistors R1 and R2 can be common 1% metal film units but capacitors C1 and C2 need to be $\pm 5\%$ tolerance devices to avoid degrading the circuit's common-mode rejection. Either the traditional 5% silver mica units or Panasonic $\pm 2\%$ PPS film capacitors are recommended.




Figure 43. Circuit to Attenuate RF Interference

In many applications shielded cables are used to minimize noise; for best CMR over frequency the shield should be properly driven. Figure 44 shows an active guard drive that is configured to improve ac common-mode rejection by "bootstrapping" the capacitances of input cable shields, thus minimizing the capacitance mismatch between the inputs.




Figure 44. Common-Mode Shield Driver

GROUNDING

Since the AD623 output voltage is developed with respect to the potential on the reference terminal, many grounding problems can be solved by simply by tying the REF pin to the appropriate "local ground." The REF pin should, however, be tied to a low impedance point for optimal CMR.

The use of ground planes is recommended to minimize the impedance of ground returns (and hence the size of dc errors). In order to isolate low level analog signals from a noisy digital environment, many data-acquisition components have separate analog and digital ground returns (Figure 45). All ground pins from mixed signal components such as analog-to-digital converters should be returned through the "high quality" analog ground




Figure 45. Optimal Grounding Practice for a Bipolar Supply Environment with Separate Analog and Digital Supplies




Figure 46. Optimal Ground Practice in a Single Supply Environment

plane. Maximum isolation between analog and digital is achieved by connecting the ground planes back at the supplies. The digital return currents from the ADC, which flow in the analog ground plane will, in general, have a negligible effect on noise performance.

If there is only a single power supply available, it must be shared by both digital and analog circuitry. Figure 46 shows how to minimize interference between the digital and analog circuitry. As in the previous case, separate analog and digital ground planes should be used (reasonably thick traces can be used as an alternative to a digital ground plane). These ground planes should be connected at the power supply's ground pin. Separate traces should be run from the power supply to the supply pins of the digital and analog circuits. Ideally, each device should have its own power supply trace, but these can be shared by a number of devices as long as a single trace is not used to route current to both digital and analog circuitry.

Ground Returns for Input Bias Currents

Input bias currents are those dc currents that must flow in order to bias the input transistors of an amplifier. These are usually transistor base currents. When amplifying "floating" input sources such as transformers or ac-coupled sources, there must be a direct dc path into each input in order that the bias current can flow. Figure 47 shows how a bias current path can be provided for the cases of transformer coupling, capacitive ac-coupling and for a thermocouple application. In dc-coupled resistive bridge




Figure 47a. Ground Returns for Bias Currents with Transformer Coupled Inputs




Figure 47b. Ground Returns for Bias Currents with Thermocouple Inputs




Figure 47c. Ground Returns for Bias Currents with AC Coupled Inputs

applications, providing this path is generally not necessary as the bias current simply flows from the bridge supply through the bridge and into the amplifier. However, if the impedances that the two inputs see are large and differ by a large amount (>10 k Ω), the offset current of the input stage will cause dc errors proportional with the input offset voltage of the amplifier.

Output Buffering

The AD623 is designed to drive loads of $10\,k\Omega$ or greater. If the load is less that this value, the AD623's output should be buffered with a precision single supply op amp such as the OP113. This op amp can swing from 0~V to 4~V on its output while driving a load as small as $600~\Omega.$ Table III summarizes the performance of some other buffer op amps.




Figure 48. Output Buffering

Table III. Buffering Options

Op Amp	Comments
OP113	Single Supply, High Output Current
OP191	Rail-to-Rail Input and Output, Low Supply Current
OP150	Rail-to-Rail Input and Output, High Output Current

A Single Supply Data Acquisition System

Interfacing bipolar signals to single supply analog to digital converters (ADCs) presents a challenge. The bipolar signal must be "mapped" into the input range of the ADC. Figure 49 shows how this translation can be achieved.




Figure 49. A Single Supply Data Acquisition System

The bridge circuit is excited by a +5 V supply. The full-scale output voltage from the bridge $(\pm\,10$ mV) therefore has a common-mode level of 2.5 V. The AD623 removes the common-mode component and amplifies the input signal by a factor of $100~(R_{GAIN}=1.02~k\Omega)$. This results in an output signal of $\pm\,1$ V. In order to prevent this signal from running into the AD623's ground rail, the voltage on the REF pin has to be raised to at least 1 V. In this example, the 2 V reference voltage from the AD7776 ADC is used to bias the AD623's output voltage to 2 V $\pm\,1$ V. This corresponds to the input range of the ADC.

–14– REV. C

Amplifying Signals with Low Common-Mode Voltage

Because the common-mode input range of the AD623 extends 0.1 V below ground, it is possible to measure small differential signals which have low, or no, common mode component. Figure 50 shows a thermocouple application where one side of the J-type thermocouple is grounded.




Figure 50. Amplifying Bipolar Signals with Low Common-Mode Voltage

Over a temperature range from $-200^{\circ}C$ to $+200^{\circ}C$, the J-type thermocouple delivers a voltage ranging from -7.890 mV to 10.777 mV. A programmed gain on the AD623 of 100 (R_G = $1.02~k\Omega)$ and a voltage on the AD623 REF pin of 2 V, results in the AD623's output voltage ranging from 1.110~V to 3.077~V relative to ground.

INPUT DIFFERENTIAL AND COMMON-MODE RANGE VS. SUPPLY AND GAIN

Figure 51 shows a simplified block diagram of the AD623. The voltages at the outputs of the amplifiers A1 and A2 are given by the equations

$$\begin{split} V_{A2} &= V_{CM} + V_{DIFF}/2 + 0.6 \ V + V_{DIFF} \times R_F/R_G \\ &= V_{CM} + 0.6 \ V + V_{DIFF} \times Gain/2 \\ V_{A1} &= V_{CM} - V_{DIFF}/2 + 0.6 \ V - V_{DIFF} \times R_F/R_G \\ &= V_{CM} + 0.6 \ V - V_{DIFF} \times Gain/2 \end{split}$$




Figure 51. Simplified Block Diagram

The voltages on these internal nodes are critical in determining whether or not the output voltage will be clipped. The voltages $V_{\rm A1}$ and $V_{\rm A2}$ can swing from about 10 mV above the negative supply (V– or Ground) to within about 100 mV of the positive rail before clipping occurs. Based on this and from the above equations, the maximum and minimum input common-mode voltages are given by the equations

$$V_{CMMAX} = V + -0.7 V - V_{DIFF} \times Gain/2$$

 $V_{CMMIN} = V - -0.590 V + V_{DIFF} \times Gain/2$

These equations can be rearranged to give the maximum possible differential voltage (positive or negative) for a particular commonmode voltage, gain, and power supply. Because the signals on A1 and A2, can clip on either rail, the maximum differential voltage will be the lesser of the two equations.

$$|V_{DIFFMAX}| = 2 (V+-0.7 V-V_{CM})/Gain$$

 $|V_{DIFFMAX}| = 2 (V_{CM}-V-+0.590 V)/Gain$

However, the *range* on the differential input voltage range is also constrained by the output swing. So the range of $V_{\rm DIFF}$ may have to be lower according the equation.

For a bipolar input voltage with a common-mode voltage that is roughly half way between the rails, V_{DIFFMAX} will be half the value that the above equations yield because the REF pin will be at midsupply. Note that the available output swing is given for different supply conditions in the Specifications section.

The equations can be rearranged to give the maximum gain for a fixed set of input conditions. Again, the maximum gain will be the lesser of the two equations.

$$\begin{aligned} Gain_{MAX} &= 2 \ (V+-0.7 \ V-V_{CM})/V_{DIFF} \\ Gain_{MAX} &= 2 \ (V_{CM}-V-+0.590 \ V)/V_{DIFF} \end{aligned}$$

Again, we must ensure that the resulting gain times the input range is less than the available output swing. If this is not the case, the maximum gain is given by,

Also for bipolar inputs (i.e., input range = 2 $V_{\rm DIFF}$), the maximum gain will be half the value yielded by the above equations because the REF pin must be at midsupply.

The maximum gain and resulting output swing for different input conditions is given in Table IV. Output voltages are referenced to the voltage on the REF pin.

For the purposes of computation, it is necessary to break down the input voltage into its differential and common-mode component. So when one of the inputs is grounded or at a fixed voltage, the common-mode voltage changes as the differential voltage changes. Take the case of the thermocouple amplifier in Figure 50. The inverting input on the AD623 is grounded. So when the input voltage is -10 mV, the voltage on the noninverting input is -10 mV. For the purposes of signal swing calculations, this input voltage should be considered to be composed of a common-mode voltage of -5 mV (i.e., +IN + -IN)/2) and a differential input voltage of -10 mV (i.e., +IN - -IN).


REV. C –15–

Table IV. Maximum Attainable Gain and Resulting Output Swing for Different Input Conditions

V _{CM}	$ m V_{DIFF}$	REF Pin	Supply Voltages	Max Gain	Closest 1% Gain Resistor, Ω	Resulting Gain	Output Swing
0 V	±10 mV	2.5 V	+5 V	118	866	116	±1.2 V
0 V	±100 mV	2.5 V	+5 V	11.8	9.31 k	11.7	±1.1 V
0 V	±10 mV	0 V	±5 V	490	205	488	±4.8 V
0 V	±100 mV	0 V	±5 V	49	2.1 k	48.61	±4.8 V
0 V	±1 V	0 V	±5 V	4.9	26.1 k	4.83	±4.8 V
2.5 V	±10 mV	2.5 V	+5 V	242	422	238	±2.3 V
2.5 V	±100 mV	2.5 V	+5 V	24.2	4.32 k	24.1	±2.4 V
2.5 V	±1 V	2.5 V	+5 V	2.42	71.5 k	2.4	±2.4 V
1.5 V	±10 mV	1.5 V	+3 V	142	715	141	±1.4 V
1.5 V	±100 mV	1.5 V	+3 V	14.2	7.68 k	14	±1.4 V
0 V	±10 mV	1.5 V	+3 V	118	866	116	±1.1 V
0 V	±100 mV	1.5 V	+3 V	11.8	9.31 k	11.74	±1.1 V


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



8-Lead Plastic DIP

8-Lead SOIC (SO-8)



8-Lead μSOIC (RM-8)

