## 16-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The $78 \mathrm{KOR} / \mathrm{KF} 3$ is a 16 -bit single-chip microcontroller that incorporates a 78 KOR core.
This is an All Flash microcontroller, which has a single power supply flash memory with a self programming function as well as various other functions.

## FEATURES

O Internal ROM and RAM

|  | Program Memory (ROM) | Data Memory (RAM) |
| :---: | :---: | :---: |
| $\mu$ PD78F1156 ${ }^{\text {Note } 1}$ | 256 KB (flash memory) | 12 KB |
| $\mu \mathrm{PD} 78 \mathrm{~F} 1155^{\text {Note } 1}$ | 192 KB (flash memory) | 10 KB |
| $\mu \mathrm{PD} 78 \mathrm{~F} 1154{ }^{\text {Note } 2}$ | 128 KB (flash memory) | 8 KB |
| $\mu \mathrm{PD} 78 \mathrm{~F} 1153{ }^{\text {Note } 2}$ | 96 KB (flash memory) | 6 KB |
| $\mu \mathrm{PD} 78 \mathrm{~F} 1152^{\text {Note } 2}$ | 64 KB (flash memory) | 4 KB |

Notes 1. Under development
2. Under planning

O Minimum instruction execution time
$0.05 \mu \mathrm{~s}(20 \mathrm{MHz} @ 2.7$ to 5.5 V )
$0.2 \mu \mathrm{~s}$ ( $5 \mathrm{MHz} @ 1.8$ to 5.5 V )
O Operating clock

- Main system clock
- Internal high-speed oscillation clock: 8 MHz (TYP.)
- Ceramic/crystal resonator/external clock: 2 to 20 MHz
- Subsystem clock
- 32.768 kHz
- Watchdog timer (WDT) clock
- Internal low-speed oscillation clock: 240 kHz (TYP.)

O Peripheral function

- Power-on-clear (POC) circuit
- Low-voltage detector (LVI)
- Timer
- 16-bit timer: 8 channels
- Real-time counter: 1 channel
- Watchdog timer: 1 channel
- Serial interface:
- CSI: 2 channels/UART: 1 channel
- CSI: 1 channel/UART: 1 channel/simplified $I^{2} C$ : 1 channel
- CSI: 1 channel/UART: 1 channel/simplified $I^{2} C$ : 1 channel
- UART (LIN-bus supported): 1 channel
- $I^{2} \mathrm{C}$ : 1 channel
- Key interrupt: 8 channels
- A/D converter
- 10-bit resolution A/D converter: 8 channels
- D/A converter
- 8-bit resolution D/A converter: 2 channels
- DMA controller: 2 channels
- I/O port
- Total: 70
- CMOS I/O: 61
- CMOS input: 4
- CMOS output: 1
- N-ch open-drain I/O: 4
- Multiplier
-16 bits $\times 16$ bits
- Other
- Self programming
- Buzzer output/clock output
- On-chip debug function
- Safety function
- BCD adjustment

Interrupt

- Internal: 28 channels
- External: 13 channels

Operating voltage range
-1.8 V to 5.5 V
Package

- 80-pin plastic LQFP $(12 \times 12)$
- 80-pin plastic LQFP $(14 \times 14)$

The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
Not all products and/or types are availabe in every country. Please check with an NEC Electronics sales representative for availability and additional information.

## APPLICATIONS

Home appliances (laser printer motors, clothes washers, air conditioners, refrigerators)
Home audio systems
Digital cameras, digital video cameras

## OVERVIEW OF FUNCTIONS

| Item |  | $\mu$ PD78F1152 ${ }^{\text {Note } 1}$ | $\mu$ PD78F1153 ${ }^{\text {Note } 1}$ | $\mu \mathrm{PD} 78 \mathrm{~F} 1154{ }^{\text {Note } 1}$ | $\mu$ PD78F1155 ${ }^{\text {Note } 2}$ | $\mu$ PD78F1156 ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal memory | Flash memory (self-programming supported) | 64 KB | 96 KB | 128 KB | 192 KB | 256 KB |
|  | RAM | 4 KB | 6 KB | 8 KB | 10 KB | 12 KB |
| Memory space |  | 1 MB |  |  |  |  |
| Main system clock (Oscillation frequency) | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 2 to 20 MHz : $\mathrm{VDD}_{\mathrm{D}}=2.7$ to 5.5 V , 2 to 5 MHz : $\mathrm{VDD}=1.8$ to 5.5 V |  |  |  |  |
|  | Internal high-speed oscillation clock | Internal oscillation$8 \mathrm{MHz} \text { (TYP.): } \mathrm{VDD}_{\mathrm{DD}}=1.8 \text { to } 5.5 \mathrm{~V}$ |  |  |  |  |
| Subsystem clock (Oscillation frequency) |  | XT1 (crystal) oscillation$32.768 \mathrm{kHz} \text { (TYP.): } \mathrm{VDD}^{2}=1.8 \text { to } 5.5 \mathrm{~V}$ |  |  |  |  |
| Internal low-speed oscillation clock (For WDT) |  | Internal oscillation$240 \mathrm{kHz} \text { (TYP.): } \mathrm{VDD}=1.8 \text { to } 5.5 \mathrm{~V}$ |  |  |  |  |
| General-purpose register |  | 8 bits $\times 32$ registers ( 8 bits $\times 8$ registers $\times 4$ banks) |  |  |  |  |
| Minimum instruction execution time |  | $0.05 \mu$ (High-speed system clock: $\mathrm{fmx}=20 \mathrm{MHz}$ operation) |  |  |  |  |
|  |  | $0.125 \mu$ ( Internal high-speed oscillation clock: $\mathrm{fiH}^{\prime}=8 \mathrm{MHz}$ (TYP.) operation) |  |  |  |  |
|  |  | $61 \mu$ (Subsystem clock: $\mathrm{fsub}^{\prime}=32.768 \mathrm{kHz}$ operation) |  |  |  |  |
| Instruction set |  | - 8-bit operation, 16-bit operation <br> - Multiply (16 bits $\times 16$ bits) <br> - Bit manipulation (Set, reset, test, and Boolean operation), etc. |  |  |  |  |
| I/O port |  | Total: 70 <br> CMOS I/O: 61 <br> CMOS input: 4 <br> CMOS output: 1 <br> N-ch open-drain I/O (6 V tolerance): 4 |  |  |  |  |
| Timer |  | - 16-bit timer: 8 channels <br> - Watchdog timer: 1 channel <br> - Real-time counter: 1 channel |  |  |  |  |
|  | Timer output | 8 (PWM output: 7) |  |  |  |  |
|  | RTC output | 2 <br> - 1 Hz (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ ) <br> - 512 Hz or 16.384 kHz or 32 kHz (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ ) |  |  |  |  |
| Clock output/buzzer output |  | 2 <br> - $2.44 \mathrm{kHz}, 4.88 \mathrm{kHz}, 9.76 \mathrm{kHz}, 1.25 \mathrm{MHz}, 2.5 \mathrm{MHz}, 5 \mathrm{MHz}, 10 \mathrm{MHz}$ <br> (peripheral hardware clock: fmain $=20 \mathrm{MHz}$ operation) <br> - $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1.024 \mathrm{kHz}, 2.048 \mathrm{kHz}, 4.096 \mathrm{kHz}, 8.192 \mathrm{kHz}, 16.384 \mathrm{kHz}, 32.768 \mathrm{kHz}$ (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ operation) |  |  |  |  |
| A/D converter |  | 10-bit resolution $\times 8$ channels ( $\mathrm{AV}_{\text {REFO }}=2.3$ to 5.5 V ) |  |  |  |  |
| D/A converter |  | 8-bit resolution $\times 2$ channels $\left(\mathrm{AV}_{\text {REF } 1}=1.8\right.$ to 5.5 V$)$ |  |  |  |  |

Notes 1. Under planning
2. Under development

| Item |  | $\mu \mathrm{PD} 78 \mathrm{~F} 1152^{\text {Note } 1}$ | $\mu \mathrm{PD} 78 \mathrm{~F} 1153^{\text {Note } 1}$ | $\mu$ PD78F1154 ${ }^{\text {Note } 1}$ | $\mu$ PD78F1155 ${ }^{\text {Note } 2}$ | $\mu \mathrm{PD} 78 \mathrm{~F} 1156^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial interface |  | - UART supporting LIN-bus: 1 channel <br> - CSI: 2 channels/UART: 1 channel <br> - CSI: 1 channel/UART: 1 channel/simplified $I^{2} C: 1$ channel <br> - CSI: 1 channel/UART: 1 channel/simplified $\mathrm{I}^{2} \mathrm{C}: 1$ channel <br> - I ${ }^{2} \mathrm{C}$ bus: 1 channel |  |  |  |  |
| Multiplier |  | 16 bits $\times 16$ bits $=32$ bits |  |  |  |  |
| DMA controller |  | 2 channels |  |  |  |  |
| Vectored interrupt sources | Internal | 28 |  |  |  |  |
|  | External | 13 |  |  |  |  |
| Key interrupt |  | Key interrupt (INTKR) occurs by detecting falling edge of the key input pins (KR0 to KR7). |  |  |  |  |
| Reset |  | - Reset by RESET pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-clear <br> - Internal reset by low-voltage detector <br> - Internal reset by illegal instruction execution ${ }^{\text {Note } 3}$ |  |  |  |  |
| On-chip debug function |  | Provided |  |  |  |  |
| Power supply voltage |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  |  |  |  |
| Operating ambient temperature |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |
| Package |  | 80 -pin plastic LQFP $(12 \times 12)(0.5 \mathrm{~mm}$ pitch $)$ 80 -pin plastic LQFP $(14 \times 14)(0.65 \mathrm{~mm}$ pitch $)$ |  |  |  |  |

Notes 1. Under planning
2. Under development
3. When instruction code FFH is executed.

Reset by the illegal instruction execution cannot be emulated by the in-circuit emulator or on-chip debug emulator.

## CONTENTS

1. PIN CONFIGURATION (Top View) ..... 6
2. BLOCK DIAGRAM ..... 8
3. PIN FUNCTIONS ..... 9
3.1 Port Functions ..... 9
3.2 Non-Port Functions ..... 11
4. MEMORY SPACE ..... 14
5. SPECIAL FUNCTION REGISTERS (SFRs) ..... 19
6. EXTENDED SPECIAL FUNCTION REGISTERS (2nd SFRs: 2nd Special Function Registers) ..... 25
7. PERIPHERAL HARDWARE FUNCTIONS ..... 31
7.1 Ports ..... 31
7.2 Clock Generator ..... 32
7.3 Timer Array Unit (TAU) ..... 35
7.4 Real-Time Counter ..... 40
7.5 Watchdog Timer ..... 43
7.6 Clock Output/Buzzer Output Controller ..... 44
7.7 A/D Converter ..... 45
7.8 D/A Converter ..... 47
7.9 Serial Array Unit (SAU) ..... 48
7.10 Serial Interface IICO ..... 54
7.11 Multiplier ..... 56
7.12 Key Return Signal Detector ..... 57
7.13 Power-on-Clear (POC) Circuit ..... 58
7.14 Low-Voltage Detector (LVI) ..... 59
7.15 DMA Controller ..... 60
8. INTERRUPT FUNCTION ..... 61
9. STANDBY FUNCTION ..... 65
10. RESET FUNCTION ..... 66
11. OPTION BYTES ..... 67
11.1 User option byte $(000 \mathrm{COH}$ to $000 \mathrm{C} 2 \mathrm{H} / 010 \mathrm{C} 0 \mathrm{H}$ to 010 C 2 H$)$ ..... 67
11.2 On-chip debug option byte (000C3H/ 010C3H) ..... 67
12. ELECTRICAL SPECIFICATIONS (TARGET) ..... 68

## 1. PIN CONFIGURATION (Top View)

- 80-pin plastic LQFP $(12 \times 12)$
- 80 -pin plastic LQFP $(14 \times 14)$

0
0
0
0
0
0
0
0
0
0
$\square$
$=\square$
$\square$
$=\square$
$\square$


| ANIO to ANI7: | Analog input | REGC: | Regulator capacitance |
| :---: | :---: | :---: | :---: |
| ANO0, ANO1: | Analog output | RESET: | Reset |
| AVrefo, AVref1: | Analog reference voltage | RTC1HZ: | Real-time counter correction clock |
| AVss: | Analog ground |  | (1 Hz) output |
| EVdd: | Power supply for port | RTCCL: | Real-time counter clock ( 32 kHz |
| EVss: | Ground for port |  | original oscillation) output |
| EXCLK: | External clock input <br> (Main system clock) | RTCDIV: | Real-time counter clock ( 32 kHz divided frequency) output |
| EXLVI: | External potential input for low-voltage detector | $\begin{aligned} & \text { RxD0 to RxD3: } \\ & \frac{\text { SCK00, }}{\text { SCK01 }} \end{aligned}$ | Receive data |
| FLMDO: | Flash programming mode | SCK10, SCK20: | Serial clock input/output |
| INTP0 to INTP11: | External interrupt input | SCL0, SCL10, SCL20: | Serial clock input/output |
| KR0 to KR7: | Key return | SDA0, SDA10, SDA20: | Serial data input/output |
| P00 to P06: | Port 0 | SIOO, SIO1, |  |
| P10 to P17: | Port 1 | SI10, SI20: | Serial data input |
| P20 to P27: | Port 2 | SO00, SO01, |  |
| P30, P31: | Port 3 | SO10, SO20: | Serial data output |
| P40 to P47: | Port 4 | TI00 to TI07: | Timer input |
| P50 to P55: | Port 5 | TO00 to TO07: | Timer output |
| P60 to P67: | Port 6 | TOOLO: | Data input/output for tool |
| P70 to P77: | Port 7 | TOOL1: | Clock output for tool |
| P90: | Port 9 | TxD0 to TxD3: | Transmit data |
| P110, P111: | Port 11 | V DD : | Power supply |
| P120 to P124: | Port 12 | Vss: | Ground |
| P130: | Port 13 | X1, X2: | Crystal oscillator (main system |
| P140 to P145: | Port 14 |  | clock) |
| PCLBUZ0, PCLBUZ1: | Programmable clock output/ buzzer output | XT1, XT2: | Crystal oscillator (subsystem clock) |

## 2. BLOCK DIAGRAM



## 3. PIN FUNCTIONS

### 3.1 Port Functions

| Function Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Port 0. <br> 7-bit I/O port. <br> Input of P03 and P04 can be set to TTL buffer. <br> Output of P02 to P04 can be set to N-ch open-drain output (VDD tolerance). <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Input port | TIOO |
| P01 |  |  |  | TO00 |
| P02 |  |  |  | SO10/TxD1 |
| P03 |  |  |  | SI10/RxD1/SDA10 |
| P04 |  |  |  | SCK10/SCL10 |
| P05 |  |  |  | T105/TO05 |
| P06 |  |  |  | T106/TO06 |
| P10 | I/O | Port 1. <br> 8-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Input port | $\overline{\text { SCK00 }}$ |
| P11 |  |  |  | SI00/RxD0 |
| P12 |  |  |  | SO00/TxD0 |
| P13 |  |  |  | TxD3 |
| P14 |  |  |  | RxD3 |
| P15 |  |  |  | RTCDIV/RTCCL |
| P16 |  |  |  | TI01/TO01/INTP5 |
| P17 |  |  |  | TI02/TO02 |
| P20 to P27 | I/O | Port 2. <br> 8-bit I/O port. <br> Input/output can be specified in 1-bit units. | Digital input | ANIO to ANI7 |
| P30 | I/O | Port 3. <br> 2-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Input port | RTC1HZ/INTP3 |
| P31 |  |  |  | TI03/TO03/INTP4 |
| P40 | I/O | Port 4. <br> 8-bit I/O port. <br> Input of P43 and P44 can be set to TTL buffer. <br> Output of P43 and P45 can be set to N-ch open-drain output <br> (VDD tolerance). <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Input port | TOOLO |
| P41 |  |  |  | TOOL1 |
| P42 |  |  |  | TI04/TO04 |
| P43 |  |  |  | $\overline{\text { SCK01 }}$ |
| P44 |  |  |  | SI01 |
| P45 |  |  |  | SO01 |
| P46 |  |  |  | - |
| P47 |  |  |  | - |
| P50 | I/O | Port 5. <br> 6-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Input port | INTP1 |
| P51 |  |  |  | INTP2 |
| P52 |  |  |  | - |
| P53 |  |  |  | - |
| P54 |  |  |  | - |
| P55 |  |  |  | - |


| Function Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P60 | I/O | Port 6. <br> 8-bit I/O port. <br> Output of P60 to P63 can be set to N-ch open-drain output (6 V tolerance). <br> Input/output can be specified in 1-bit units. <br> For only P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting. | Input port | SCLO |
| P61 |  |  |  | SDAO |
| P62 |  |  |  | - |
| P63 |  |  |  | - |
| P64 |  |  |  | - |
| P65 |  |  |  | - |
| P66 |  |  |  | - |
| P67 |  |  |  | - |
| P70 to P73 | I/O | Port 7. <br> 8-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Input port | KR0 to KR3 |
| P74 to P77 |  |  |  | KR4/INTP8 to KR7/INTP11 |
| P90 | I/O | Port 9. <br> 1-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Input port | - |
| P110 |  |  |  | ANOO |

P111

### 3.2 Non-Port Functions

(1/3)

| Function Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| ANIO to ANI7 | Input | A/D converter analog input | Digital input | P20 to P27 |
| ANOO | Output | D/A converter analog output | Input port | P110 |
| ANO1 | Output | D/A converter analog output | Input port | P111 |
| EXLVI | Input | Potential input for external low-voltage detection | Input port | P120/INTP0 |
| INTPO | Input | External interrupt request input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified | Input port | P120/EXLVI |
| INTP1 |  |  |  | P50 |
| INTP2 |  |  |  | P51 |
| INTP3 |  |  |  | P30/RTC1HZ |
| INTP4 |  |  |  | P31/T103/TO03 |
| INTP5 |  |  |  | P16/TI01/TO01 |
| INTP6 |  |  |  | P140/PCLBUZ0 |
| INTP7 |  |  |  | P141/PCLBUZ1 |
| INTP8 |  |  |  | P74/KR4 to P77/KR7 |
| INTP9 |  |  |  |  |
| INTP10 |  |  |  |  |
| INTP11 |  |  |  |  |
| KR0 to KR3 | Input | Key interrupt input | Input port | P70 to P73 |
| KR4 to KR7 |  |  |  | P74/INTP8 to P77/INTP11 |
| PCLBUZ0 | Output | Clock output/buzzer output | Input port | P140/INTP6 |
| PCLBUZ1 |  |  |  | P141/INTP7 |
| REGC | - | Connecting regulator output ( 2.5 V ) stabilization capacitance for internal operation. <br> Connect to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ : target). | - | - |
| RTCDIV | Output | Real-time counter clock ( 32 kHz divided frequency) output | Input port | P15/RTCCL |
| RTCCL | Output | Real-time counter clock ( 32 kHz original oscillation) output | Input port | P15/RTCDIV |
| RTC1HZ | Output | Real-time counter correction clock ( 1 Hz ) output | Input port | P30/INTP3 |
| RESET | Input | System reset input | - | - |
| RxD0 | Input | Serial data input to UART0 | Input port | P11/SI00 |
| RxD1 | Input | Serial data input to UART1 | Input port | P03/SI10/SDA10 |
| RxD2 | Input | Serial data input to UART2 | Input port | P143/SI20/SDA20 |
| RxD3 | Input | Serial data input to UART3 | Input port | P14 |
| SCK00 | I/O | Clock input/output for CSI00, CSI01, CSI10, and CSI20 | Input port | P10 |
| SCK01 |  |  |  | P43 |
| SCK10 |  |  |  | P04/SCL10 |
| SCK20 |  |  |  | P142/SCL20 |


| Function Name | 1/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| SCLO | I/O | Clock input/output for $\mathrm{I}^{2} \mathrm{C}$ | Input port | P60 |
| SCL10 | I/O | Clock input/output for simplified $1^{2} \mathrm{C}$ | Input port | P04/ $\overline{\text { SCK10 }}$ |
| SCL20 | I/O | Clock input/output for $\mathrm{I}^{2} \mathrm{C}$ | Input port | P142/SCK20 |
| SDAO | I/O | Serial data I/O for $\mathrm{I}^{2} \mathrm{C}$ | Input port | P61 |
| SDA10 |  | Serial data I/O for simplified I ${ }^{2} \mathrm{C}$ | Input port | P03/SI10/RxD1 |
| SDA20 |  | Serial data I/O for simplified I ${ }^{2} \mathrm{C}$ | Input port | P143/SI20/RxD2 |
| SIOO | Input | Serial data input to CSIO0, CSI01, CSI10, and CSI20 | Input port | P11/RxD0 |
| SI01 |  |  |  | P44 |
| SI10 |  |  |  | P03/RxD1/SDA10 |
| SI20 |  |  |  | P143/RxD2/SDA20 |
| SO00 | Output | Serial data output from CSIO0, CSI01, CSI10, and CSI20 | Input port | P12/TxD0 |
| SO01 |  |  |  | P45 |
| SO10 |  |  |  | P02/TxD1 |
| SO20 |  |  |  | P144/TxD2 |
| TIOO | Input | External count clock input to 16-bit timer 00 | Input port | P00 |
| TI01 |  | External count clock input to 16-bit timer 01 |  | P16/TO01/INTP5 |
| TIO2 |  | External count clock input to 16-bit timer 02 |  | P17/TO02 |
| TI03 |  | External count clock input to 16-bit timer 03 |  | P31/TO03/INTP4 |
| TIO4 |  | External count clock input to 16-bit timer 04 |  | P42/TO04 |
| TI05 |  | External count clock input to 16-bit timer 05 |  | P05/TO05 |
| TI06 |  | External count clock input to 16-bit timer 06 |  | P06/TO06 |
| TIO7 |  | External count clock input to 16-bit timer 07 |  | P145/TO07 |
| TO00 | Output | 16-bit timer 00 output | Input port | P01 |
| TO01 |  | 16-bit timer 01 output |  | P16/TI01/INTP5 |
| TO02 |  | 16-bit timer 02 output |  | P17/TI02 |
| TO03 |  | 16-bit timer 03 output |  | P31/TI03/INTP4 |
| TO04 |  | 16-bit timer 04 output |  | P42/TI04 |
| TO05 |  | 16-bit timer 05 output |  | P05/T105 |
| TO06 |  | 16-bit timer 06 output |  | P06/TI06 |
| TO07 |  | 16-bit timer 07 output |  | P145/TI07 |
| TxD0 | Output | Serial data output from UART0 | Input port | P12/SO00 |
| TxD1 | Output | Serial data output from UART1 | Input port | P02/SO10 |
| TxD2 | Output | Serial data output from UART2 | Input port | P144/SO20 |
| TxD3 | Output | Serial data output from UART3 | Input port | P13 |
| X1 | - | Resonator connection for main system clock | Input port | P121 |
| X2 | - |  | Input port | P122/EXCLK |
| EXCLK | Input | External clock input for main system clock | Input port | P122/X2 |
| XT1 | - | Resonator connection for subsystem clock | Input port | P123 |
| XT2 | - |  | Input port | P124 |


| Function Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| VDD | - | Positive power supply (P121 to P124 and other than ports) | - | - |
| EVD | - | Positive power supply for ports (other than P20 to P27, P110, P111, P121 to P124 | - | - |
| AVrefo | - | - A/D converter reference voltage input <br> - Positive power supply for P20 to P27 and A/D converter | - | - |
| AVref 1 | - | - D/A converter reference voltage input <br> - Positive power supply for P110, P111, and D/A converter | - | - |
| Vss | - | Ground potential (P121 to P124 and other than ports) | - | - |
| EVss | - | Ground potential for ports (other than P20 to P27, P110, P111 and P121 to P124) | - | - |
| AVss | - | Ground potential for A/D converter, D/A converter, P20 to P27 and P110, P111 | - | - |
| FLMDO | - | Flash memory programming mode setting | - | - |
| TOOLO | I/O | Data I/O for flash memory programmer/debugger | Input port | P40 |
| TOOL1 | Output | Clock output for debugger | Input port | P41 |

## 4. MEMORY SPACE

Memory maps of $\mu$ PD78F1152, 78F1153, 78F1154, 78F1155, and 78F1156 are shown in Figures 4-1 to 4-5.

Figure 4-1. Memory Map ( $\mu$ PD78F1152)


Note When using boot swap, write the contents of 00000H to 00FFFFH in 01000H to 01FFFH.

Figure 4-2. Memory Map ( $\mu$ PD78F1153)


Note When using boot swap, write the contents of 00000H to 00FFFH in 01000H to 01FFFH.

Figure 4-3. Memory Map ( $\mu$ PD78F1154)


Note When using boot swap, write the contents of 00000 H to $00 F F F H$ in 01000 H to $01 F F F H$.

Figure 4-4. Memory Map ( $\mu$ PD78F1155)


Note When using boot swap, write the contents of 00000H to 00FFFH in 01000H to 01FFFH.

Figure 4-5. Memory Map ( $\mu$ PD78F1156)


Notes 1. Use of the area FCFOOH to FD6FFH is prohibited when using the self-programming function.
2. When using boot swap, write the contents of 00000 H to 00 FFFH in 01000 H to 01 FFFH .

## 5. SPECIAL FUNCTION REGISTERS (SFRs)

Unlike a general-purpose register, each SFR has a special function.
SFRs are allocated to the FFFOOH to FFFFFH area.
SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

- 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

- 16-bit manipulation

Describe the symbol reserved by the assembler for the 16 -bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 5-1 gives a list of the SFRs. The meanings of items in the table are as follows.

- Symbol

Symbol indicating the address of a SFR. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the \#pragma sfr directive in the CC78K0R. When using the RA78K0R, debugger, and simulator, symbols can be written as an instruction operand.

- R/W

Indicates whether the corresponding SFR can be read or written.
R/W: Read/write enable
R: Read only
W: Write only

- Manipulable bit units
" $\sqrt{ }$ " indicates the manipulable bit unit ( 1,8 , or 16 ). " - " indicates a bit unit for which manipulation is not possible.
- After reset

Indicates each register status upon reset signal generation.

Remark For extended SFRs (2nd SFRs), see 6. EXTENDED SPECIAL FUNCTION REGISTERS (2nd SFRs: 2nd Special Function Registers).

Table 5-1. SFR List (1/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFFOOH | Port register 0 | P0 |  |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF01H | Port register 1 | P1 |  | R/W | $\checkmark$ | $\sqrt{ }$ | - | 00H |
| FFF02H | Port register 2 | P2 |  | R/W | $\checkmark$ | $\sqrt{ }$ | - | 00H |
| FFF03H | Port register 3 | P3 |  | R/W | $\checkmark$ | $\sqrt{ }$ | - | 00H |
| FFF04H | Port register 4 | P4 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF05H | Port register 5 | P5 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF06H | Port register 6 | P6 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | 00H |
| FFF07H | Port register 7 | P7 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | 00H |
| FFF09H | Port register 9 | P9 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | 00H |
| FFFOBH | Port register 11 | P11 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | 00H |
| FFFOCH | Port register 12 | P12 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFODH | Port register 13 | P13 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
| FFF0EH | Port register 14 | P14 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF10H | Serial data register 00 | $\begin{aligned} & \text { TxD0/ } \\ & \text { SIO00 } \end{aligned}$ | SDR00 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| FFF11H |  | - |  |  | - | - |  |  |
| FFF12H | Serial data register 01 | RxD0 | SDR01 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| FFF13H |  | - |  |  | - | - |  |  |
| FFF14H | Serial data register 12 | TxD3 | SDR12 | R/W | - | $\checkmark$ | $\sqrt{ }$ | 0000H |
| FFF15H |  | - |  |  | - | - |  |  |
| FFF16H | Serial data register 13 | RxD3 | SDR13 | R/W | - | $\sqrt{ }$ | $\sqrt{ }$ | 0000 H |
| FFF17H |  | - |  |  | - | - |  |  |
| FFF18H | Timer data register 00 | TDR00 |  | R/W | - | - | $\checkmark$ | 0000 H |
| FFF19H |  |  |  |  |  |  |  |  |  |
| FFF1AH | Timer data register 01 | TDR01 |  | R/W | - | - | $\checkmark$ | 0000H |
| FFF1BH |  |  |  |  |  |  |  |  |  |
| FFF1CH | 8-bit D/A conversion value setting register 0 | DACS0 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF1DH | 8 -bit D/A conversion value setting register 1 | DACS1 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF1EH | 10-bit A/D conversion result register | ADCR |  | R | - | - | $\checkmark$ | 0000H |
| FFF1FH | 8-bit A/D conversion result register | ADCRH |  | R | - | $\checkmark$ | - | 00H |
| FFF20H | Port mode register 0 | PM0 |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | FFH |
| FFF21H | Port mode register 1 | PM1 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | FFH |
| FFF22H | Port mode register 2 | PM2 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | FFH |
| FFF23H | Port mode register 3 | PM3 |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | FFH |
| FFF24H | Port mode register 4 | PM4 |  | R/W | $\checkmark$ | $\sqrt{ }$ | - | FFH |
| FFF25H | Port mode register 5 | PM5 |  | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF26H | Port mode register 6 | PM6 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | FFH |
| FFF27H | Port mode register 7 | PM7 |  | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF29H | Port mode register 9 | PM9 |  | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF2BH | Port mode register 11 | PM11 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | FFH |
| FFF2CH | Port mode register 12 | PM12 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | FFH |
| FFF2EH | Port mode register 14 | PM14 |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | FFH |

Table 5-1. SFR List (2/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFF30H | A/D converter mode register | ADM |  |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF31H | Analog input channel specification register | ADS |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF32H | D/A converter mode register | DAM |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF37H | Key return mode register | KRM |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF38H | External interrupt rising edge enable register 0 | EGPO |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF39H | External interrupt falling edge enable register 0 | EGNO |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF3AH | External interrupt rising edge enable register 1 | EGP1 |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF3BH | External interrupt falling edge enable register 1 | EGN1 |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF3CH | Input switch control register | ISC |  | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
| FFF3EH | Timer input select register 0 | TISO |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF44H | Serial data register 02 | $\begin{aligned} & \text { TxD1/ } \\ & \text { SIO10 } \end{aligned}$ | SDR02 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| FFF45H |  | - |  |  | - | - |  |  |
| FFF46H | Serial data register 03 | RxD1 | SDR03 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| FFF47H |  | - |  |  | - | - |  |  |
| FFF48H | Serial data register 10 | $\begin{aligned} & \hline \text { TxD2/ } \\ & \text { SIO20 } \end{aligned}$ | SDR10 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| FFF49H |  | - |  |  | - | - |  |  |
| FFF4AH | Serial data register 11 | RxD2 | SDR11 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| FFF4BH |  | - |  |  | - | - |  |  |
| FFF50H | IIC shift register 0 | IICO |  | R/W | - | $\checkmark$ | - | 00H |
| FFF51H | IIC flag register 0 | IICFO |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF52H | IIC control register 0 | IICCO |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF53H | IIC slave address register 0 | SVAO |  | R/W | - | $\checkmark$ | - | 00 H |
| FFF54H | IIC clock select register 0 | IICCLO |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF55H | IIC function expansion register 0 | IICXO |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF56H | IIC status register 0 | IICSO |  | R | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF64H | Timer data register 02 | TDR02 |  | R/W | - | - | $\checkmark$ | 0000H |
| FFF65H |  |  |  |  |  |  |  |  |  |
| FFF66H | Timer data register 03 | TDR03 |  | R/W | - | - | $\checkmark$ | 0000H |
| FFF67H |  |  |  |  |  |  |  |  |  |
| FFF68H | Timer data register 04 | TDR04 |  | R/W | - | - | $\checkmark$ | 0000H |
| FFF69H |  |  |  |  |  |  |  |  |  |
| FFF6AH | Timer data register 05 | TDR05 |  | R/W | - | - | $\checkmark$ | 0000H |
| FFF6BH |  |  |  |  |  |  |  |  |  |

FFF6CH

Table 5-1. SFR List (3/5)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFF90H | Sub-count register | RSUBC | R | - | - | $\checkmark$ | 0000H |
| FFF91H |  |  |  |  |  |  |  |
| FFF92H | Second count register | SEC | R/W | - | $\checkmark$ | - | 00H |
| FFF93H | Minute count register | MIN | R/W | - | $\checkmark$ | - | 00H |
| FFF94H | Hour count register | HOUR | R/W | - | $\checkmark$ | - | $12 \mathrm{H}^{\text {Note } 1}$ |
| FFF95H | Week count register | WEEK | R/W | - | $\checkmark$ | - | 00H |
| FFF96H | Day count register | DAY | R/W | - | $\checkmark$ | - | 01H |
| FFF97H | Month count register | MONTH | R/W | - | $\checkmark$ | - | 01H |
| FFF98H | Year count register | YEAR | R/W | - | $\checkmark$ | - | OOH |
| FFF99H | Watch error correction register | SUBCUD | R/W | - | $\checkmark$ | - | 00H |
| FFF9AH | Alarm minute register | ALARMWM | R/W | - | $\checkmark$ | - | 00H |
| FFF9BH | Alarm hour register | ALARMWH | R/W | - | $\checkmark$ | - | 12H |
| FFF9CH | Alarm week register | ALARMWW | R/W | - | $\checkmark$ | - | 00H |
| FFF9DH | Real-time counter control register 0 | RTCC0 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF9EH | Real-time counter control register 1 | RTCC1 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF9FH | Real-time counter control register 2 | RTCC2 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFAOH | Clock operation mode control register | CMC | R/W | - | $\checkmark$ | - | OOH |
| FFFA1H | Clock operation status control register | CSC | R/W | $\checkmark$ | $\checkmark$ | - | COH |
| FFFA2H | Oscillation stabilization time counter status register | OSTC | R | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFA3H | Oscillation stabilization time select register | OSTS | R/W | - | $\checkmark$ | - | 07H |
| FFFA4H | Clock control register | CKC | R/W | $\checkmark$ | $\checkmark$ | - | 09H |
| FFFA5H | Clock output select register 0 | CKS0 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFA6H | Clock output select register 1 | CKS1 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFA8H | Reset control flag register | RESF | R | - | $\checkmark$ | - | $00 \mathrm{H}^{\text {Note } 2}$ |
| FFFA9H | Low-voltage detection register | LVIM | R/W | $\checkmark$ | $\checkmark$ | - | $00 \mathrm{H}^{\text {Nole } 3}$ |
| FFFAAH | Low-voltage detection level select register | LVIS | R/W | $\checkmark$ | $\checkmark$ | - | $0 \mathrm{EH}^{\text {Note } 4}$ |
| FFFABH | Watchdog timer enable register | WDTE | R/W | - | $\checkmark$ | - | $1 \mathrm{~A} / 9 \mathrm{~A}^{\text {Note } 5}$ |
| FFFACH | Temperature correction table H | TTBLH | R | - | - | $\checkmark$ | Note 6 |
| FFFADH |  |  |  |  |  |  |  |
| FFFAEH | Temperature correction table L | TTBLL | R | - | - | $\checkmark$ | Note 6 |
| FFFAFH |  |  |  |  |  |  |  |

Notes 1. The value of this register is 00 H if the AMPH bit (bit 0 of the CMC register) is set to 1 after reset.
2. The reset value of RESF varies depending on the reset source.
3. The reset value of LVIM varies depending on the reset source and the setting of the option byte.
4. The reset value of LVIS varies depending on the reset source.
5. The reset value of WDTE is determined by the setting of the option byte.
6. The values of these registers differ depending on the product.

Table 5-1. SFR List (4/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFFBOH | DMA SFR address register 0 | DSAO |  |  | R/W | - | $\checkmark$ | - | 00H |
| FFFB1H | DMA SFR address register 1 | DSA1 |  | R/W | - | $\checkmark$ | - | OOH |
| FFFB2H | DMA RAM address register OL | DRAOL | DRAO | R/W | - | $\checkmark$ | $\checkmark$ | OOH |
| FFFB3H | DMA RAM address register OH | DRAOH |  | R/W | - | $\checkmark$ |  | 00H |
| FFFB4H | DMA RAM address register 1L | DRA1L | DRA1 | R/W | - | $\checkmark$ | $\checkmark$ | 00H |
| FFFB5H | DMA RAM address register 1H | DRA1H |  | R/W | - | $\checkmark$ |  | 00H |
| FFFB6H | DMA byte count register OL | DBCOL | DBC0 | R/W | - | $\checkmark$ | $\checkmark$ | 00H |
| FFFB7H | DMA byte count register OH | DBCOH |  | R/W | - | $\checkmark$ |  | 00H |
| FFFB8 ${ }^{\text {d }}$ | DMA byte count register 1L | DBC1L | DBC1 | R/W | - | $\checkmark$ | $\checkmark$ | OOH |
| FFFB9H | DMA byte count register 1H | DBC1H |  | R/W | - | $\checkmark$ |  | 00H |
| FFFBAH | DMA mode control register 0 | DMC0 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFBBH | DMA mode control register 1 | DMC1 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFBCH | DMA operation control register 0 | DRC0 |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFBDH | DMA operation control register 1 | DRC1 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFBEH | Back ground event control register | BECTL |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFBFH | BCD correction carry register | $-^{\text {Note }}$ |  | R | $\checkmark$ | - | - | 0 |
| FFFDOH | Interrupt request flag register 2L | IF2L | IF2 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 00H |
| FFFD1H | Interrupt request flag register 2 H | IF2H |  | R/W | $\checkmark$ | $\checkmark$ |  | 00H |
| FFFD4H | Interrupt mask flag register 2L | MK2L | MK2 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFD5H | Interrupt mask flag register 2H | MK2H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFD8H | Priority specification flag register 02L | PR02L | PR02 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFD9H | Priority specification flag register 02H | PR02H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFDCH | Priority specification flag register 12L | PR12L | PR12 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFDDH | Priority specification flag register 12H | PR12H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFEOH | Interrupt request flag register OL | IFOL | IFO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | OOH |
| FFFE1H | Interrupt request flag register OH | IFOH |  | R/W | $\checkmark$ | $\checkmark$ |  | 00H |
| FFFE2H | Interrupt request flag register 1L | IF1L | IF1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 00H |
| FFFE3H | Interrupt request flag register 1H | IF1H |  | R/W | $\checkmark$ | $\checkmark$ |  | 00H |
| FFFE4H | Interrupt mask flag register OL | MKOL | MKO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFE5H | Interrupt mask flag register OH | MKOH |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFE6H | Interrupt mask flag register 1L | MK1L | MK1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFE7H | Interrupt mask flag register 1H | MK1H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFE8H | Priority specification flag register 00L | PROOL | PR00 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFE9H | Priority specification flag register 00H | PR00H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFEAH | Priority specification flag register 01L | PR01L | PR01 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFEBH | Priority specification flag register 01H | PR01H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFECH | Priority specification flag register 10L | PR10L | PR10 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFEDH | Priority specification flag register 10H | PR10H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFEEH | Priority specification flag register 11L | PR11L | PR11 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFEFH | Priority specification flag register 11H | PR11H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |

Note This register can be manipulated only in 1-bit units. Therefore, no symbol is applied as an 8-bit register.

Table 5-1. SFR List (5/5)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFFFOH | Multiplication input data register A | MULA | R/W | - | - | $\checkmark$ | 0000H |
| FFFF1H |  |  |  |  |  |  |  |
| FFFF2H | Multiplication input data register B | MULB | R/W | - | - | $\checkmark$ | 0000H |
| FFFF3H |  |  |  |  |  |  |  |
| FFFF4H | Higher multiplication result storage register | MULOH | R | - | - | $\checkmark$ | 0000H |
| FFFF5H |  |  |  |  |  |  |  |
| FFFF6H | Lower multiplication result storage register | MULOL | R | - | - | $\checkmark$ | 0000H |
| FFFF7H |  |  |  |  |  |  |  |
| FFFFEEH | Processor mode control register | PMC | R/W | $\checkmark$ | $\checkmark$ | - | OOH |

Remark For extended SFRs (2nd SFRs), see Table 6-1 Extended SFR (2nd SFR) List.

## 6. EXTENDED SPECIAL FUNCTION REGISTERS (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.
Extended SFRs are allocated to the F0000H to F07FFFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (!addr16.bit). This manipulation can also be specified with an address.

- 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

- 16-bit manipulation

Describe the symbol reserved by the assembler for the 16 -bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 6-1 gives a list of the extended SFRs (2nd SFRs). The meanings of items in the table are as follows.

- Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the \#pragma sfr directive in the CC78K0R. When using the RA78K0R, debugger, and simulator, symbols can be written as an instruction operand.

- R/W

Indicates whether the corresponding extended SFR can be read or written.
R/W: Read/write enable
R: Read only
W: Write only

- Manipulable bit units
" $\sqrt{ }$ " indicates the manipulable bit unit ( 1,8 , or 16 ). "-" indicates a bit unit for which manipulation is not possible.
- After reset

Indicates each register status upon reset signal generation.

Remark For SFRs in the SFR area, see 5. SPECIAL FUNCTION REGISTERS (SFRs).

Table 6-1. Extended SFR (2nd SFR) List (1/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0017H | A/D port configuration register | ADPC |  | R/W | - | $\checkmark$ | - | 10 H |
| F0030H | Pull-up resistor option register 0 | PU0 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0031H | Pull-up resistor option register 1 | PU1 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0033H | Pull-up resistor option register 3 | PU3 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0034H | Pull-up resistor option register 4 | PU4 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0035H | Pull-up resistor option register 5 | PU5 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
| F0036H | Pull-up resistor option register 6 | PU6 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
| F0037H | Pull-up resistor option register 7 | PU7 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
| F0039H | Pull-up resistor option register 9 | PU9 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
| F003CH | Pull-up resistor option register 12 | PU12 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F003EH | Pull-up resistor option register 14 | PU14 |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F0040H | Port input mode register 0 | PIM0 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
| F0044H | Port input mode register 4 | PIM4 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F004EH | Port input mode register 14 | PIM14 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F 0050 H | Port output mode register 0 | POM0 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0054H | Port output mode register 4 | POM4 |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F005EH | Port output mode register 14 | POM14 |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F 0060 H | Noise filter enable register 0 | NFEN0 |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F 0061 H | Noise filter enable register 1 | NFEN1 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F00FOH | Peripheral enable register 0 | PER0 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F00F2H | Internal high-speed oscillator trimming register | HIOTRM |  | R/W | - | $\checkmark$ | - | 10 H |
| F00F3H | Operation speed mode control register | OSMC |  | R/W | - | $\checkmark$ | - | 00H |
| F00F4H | Regulator mode control register | RMC |  | R/W | - | $\checkmark$ | - | 00H |
| F00FEH | BCD adjust result register | BCDADJ |  | R | - | $\checkmark$ | - | 00H |
| F0100H | Serial status register 00 | SSR00L | SSR00 | R | - | $\checkmark$ | $\sqrt{ }$ | 0000H |
| F0101H |  | - |  |  | - | - |  |  |
| F0102H | Serial status register 01 | SSR01L | SSR01 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0103H |  | - |  |  | - | - |  |  |
| F0104H | Serial status register 02 | SSR02L | SSR02 | R | - | $\checkmark$ | $\sqrt{ }$ | 0000H |
| F0105H |  | - |  |  | - | - |  |  |
| F0106H | Serial status register 03 | SSR03L | SSR03 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0107H |  | - |  |  | - | - |  |  |
| F0108H | Serial flag clear trigger register 00 | SIROOL | SIR00 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0109H |  | - |  |  | - | - |  |  |
| F010AH | Serial flag clear trigger register 01 | SIR01L | SIR01 | R/W | - | $\checkmark$ | $\checkmark$ | 0000 H |
| F010BH |  | - |  |  | - | - |  |  |
| F010CH | Serial flag clear trigger register 02 | SIR02L | SIR02 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F010DH |  | - |  |  | - | - |  |  |
| F010EH | Serial flag clear trigger register 03 | SIR03L | SIR03 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F010FH |  | - |  |  | - | - |  |  |

Table 6-1. Extended SFR (2nd SFR) List (2/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0110H | Serial mode register 00 | SMR00 |  |  | R/W | - | - | $\checkmark$ | 0020H |
| F0111H |  |  |  |  |  |  |  |  |  |
| F0112H | Serial mode register 01 | SMR01 |  | R/W | - | - | $\checkmark$ | 0020H |  |
| F0113H |  |  |  |  |  |  |  |  |  |
| F0114H | Serial mode register 02 | SMR02 |  | R/W | - | - | $\checkmark$ | 0020H |  |
| F0115H |  |  |  |  |  |  |  |  |  |
| F0116H | Serial mode register 03 | SMR03 |  | R/W | - | - | $\checkmark$ | 0020H |  |
| F0117H |  |  |  |  |  |  |  |  |  |
| F0118H | Serial communication operation setting register 00 | SCR00 |  | R/W | - | - | $\checkmark$ | 0087H |  |
| F0119H |  |  |  |  |  |  |  |  |  |
| F011AH | Serial communication operation setting register 01 | SCR01 |  | R/W | - | - | $\checkmark$ | 0087H |  |
| F011BH |  |  |  |  |  |  |  |  |  |
| F011CH | Serial communication operation setting register 02 | SCR02 |  | R/W | - | - | $\checkmark$ | 0087H |  |
| F011DH |  |  |  |  |  |  |  |  |  |
| F011EH | Serial communication operation setting register 03 | SCR03 |  | R/W | - | - | $\checkmark$ | 0087H |  |
| F011FH |  |  |  |  |  |  |  |  |  |
| F0120H | Serial channel enable status register 0 | SEOL | SEO | R | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0121H |  | - |  |  | - | - |  |  |  |
| F0122H | Serial channel start trigger register 0 | SSOL | SSO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0123H |  | - |  |  | - | - |  |  |  |
| F0124H | Serial channel stop trigger register 0 | STOL | STO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0125H |  | - |  |  | - | - |  |  |  |
| F0126H | Serial clock select register 0 | SPSOL | SPSO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0127H |  | - |  |  | - | - |  |  |  |
| F0128H | Serial output register 0 | SOO |  | R/W | - | - | $\checkmark$ | OFOFH |  |
| F0129H |  |  |  |  |  |  |  |  |  |  |
| F012AH | Serial output enable register 0 | SOEOL | SOEO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F012BH |  | - |  |  | - | - |  |  |  |
| F013AH | Serial output level register 0 | SOLOL | SOLO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F013BH |  | - |  |  | - | - |  |  |  |
| F0140H | Serial status register 10 | SSR10L | SSR10 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0141H |  | - |  |  | - | - |  |  |  |
| F0142H | Serial status register 11 | SSR11L | SSR11 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0143H |  | - |  |  | - | - |  |  |  |
| F0144H | Serial status register 12 | SSR12L | SSR12 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0145H |  | - |  |  | - | - |  |  |  |
| F0146H | Serial status register 13 | SSR13L | SSR13 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0147H |  | - |  |  | - | - |  |  |  |
| F0148H | Serial flag clear trigger register 10 | SIR10L | SIR10 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0149H |  | - |  |  | - | - |  |  |  |
| F014AH | Serial flag clear trigger register 11 | SIR11L | SIR11 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F014BH |  | - |  |  | - | - |  |  |  |

Table 6-1. Extended SFR (2nd SFR) List (3/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F014CH | Serial flag clear trigger register 12 | SIR12L | SIR12 |  | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F014DH |  | - |  | - |  | - |  |  |
| F014EH | Serial flag clear trigger register 13 | SIR13L | SIR13 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F014FH |  | - |  |  | - | - |  |  |  |
| F0150H | Serial mode register 10 | SMR10 |  | R/W | - | - | $\checkmark$ | 0020H |  |
| F0151H |  |  |  |  |  |  |  |  |  |  |
| F0152H | Serial mode register 11 | SMR11 |  | R/W | - | - | $\checkmark$ | 0020H |  |
| F0153H |  |  |  |  |  |  |  |  |  |  |
| F0154H | Serial mode register 12 | SMR12 |  | R/W | - | - | $\checkmark$ | 0020H |  |
| F0155H |  |  |  |  |  |  |  |  |  |  |
| F0156H | Serial mode register 13 | SMR13 |  | R/W | - | - | $\checkmark$ | 0020H |  |
| F0157H |  |  |  |  |  |  |  |  |  |  |
| F0158H | Serial communication operation setting register 10 | SCR10 |  | R/W | - | - | $\checkmark$ | 0087H |  |
| F0159H |  |  |  |  |  |  |  |  |  |  |
| F015AH | Serial communication operation setting register 11 | SCR11 |  | R/W | - | - | $\checkmark$ | 0087H |  |
| F015BH |  |  |  |  |  |  |  |  |  |  |
| F015CH | Serial communication operation setting register 12 | SCR12 |  | R/w | - | - | $\checkmark$ | 0087H |  |
| F015DH |  |  |  |  |  |  |  |  |  |  |
| F015EH | Serial communication operation setting register 13 | SCR13 |  | R/W | - | - | $\checkmark$ | 0087H |  |
| F015FH |  |  |  |  |  |  |  |  |  |  |
| F0160H | Serial channel enable status register 1 | SE1L | SE1 | R | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0161H |  | - |  |  | - | - |  |  |  |
| F0162H | Serial channel start trigger register 1 | SS1L | SS1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0163H |  | - |  |  | - | - |  |  |  |
| F0164H | Serial channel stop trigger register 1 | ST1L | ST1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0165H |  | - |  |  | - | - |  |  |  |
| F0166H | Serial clock select register 1 | SPS1L | SPS1 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F0167H |  | - |  |  | - | - |  |  |  |
| F0168H | Serial output register 1 | SO1 |  | R/W | - | - | $\checkmark$ | OFOFH |  |
| F0169H |  |  |  |  |  |  |  |  |  |  |
| F016AH | Serial output enable register 1 | SOE1L | SOE1L | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F016BH |  | - |  |  | - | - |  |  |  |
| F016AH | Serial output level register 1 | SOL1L | SOL1L | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F016BH |  | - |  |  | - | - |  |  |  |
| F0180H | Timer channel counter register 00 | TCR00 |  | R | - | - | $\checkmark$ | FFFFH |  |
| F0181H |  |  |  |  |  |  |  |  |  |  |
| F0182H | Timer channel counter register 01 | TCR01 |  | R | - | - | $\checkmark$ | FFFFH |  |
| F0183H |  |  |  |  |  |  |  |  |  |
| F0184H | Timer channel counter register 02 | TCR02 |  | R | - | - | $\checkmark$ | FFFFF |  |
| F0185H |  |  |  |  |  |  |  |  |  |
| F0186H | Timer channel counter register 03 | TCR03 |  | R | - | - | $\checkmark$ | FFFFH |  |
| F0187H |  |  |  |  |  |  |  |  |  |

Table 6-1. Extended SFR (2nd SFR) List (4/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0188H | Timer channel counter register 04 | TCR04 |  |  | R | - | - | $\checkmark$ | FFFFFH |
| F0189H |  |  |  |  |  |  |  |  |  |
| F018AH | Timer channel counter register 05 | TCR05 |  | R | - | - | $\checkmark$ | FFFFFH |  |
| F018BH |  |  |  |  |  |  |  |  |  |
| F018CH | Timer channel counter register 06 | TCR06 |  | R | - | - | $\checkmark$ | FFFFF |  |
| F018DH |  |  |  |  |  |  |  |  |  |
| F018EH | Timer channel counter register 07 | TCR07 |  | R | - | - | $\checkmark$ | FFFFH |  |
| F018FH |  |  |  |  |  |  |  |  |  |
| F0190H | Timer mode register 00 | TMR00 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F0191H |  |  |  |  |  |  |  |  |  |
| F0192H | Timer mode register 01 | TMR01 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F0193H |  |  |  |  |  |  |  |  |  |
| F0194H | Timer mode register 02 | TMR02 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F0195H |  |  |  |  |  |  |  |  |  |
| F0196H | Timer mode register 03 | TMR03 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F0197H |  |  |  |  |  |  |  |  |  |
| F0198H | Timer mode register 04 | TMR04 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F0199H |  |  |  |  |  |  |  |  |  |
| F019AH | Timer mode register 05 | TMR05 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F019BH |  |  |  |  |  |  |  |  |  |
| F019CH | Timer mode register 06 | TMR06 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F019DH |  |  |  |  |  |  |  |  |  |
| F019EH | Timer mode register 07 | TMR07 |  | R/W | - | - | $\checkmark$ | 0000H |  |
| F019FH |  |  |  |  |  |  |  |  |  |
| F01A0H | Timer status register 00 | TSR00L | TSR00 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01A1H |  | - |  |  | - | - |  |  |  |
| F01A2H | Timer status register 01 | TSR01L | TSR01 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01A3H |  | - |  |  | - | - |  |  |  |
| F01A4H | Timer status register 02 | TSR02L | TSR02 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01A5H |  | - |  |  | - | - |  |  |  |
| F01A6H | Timer status register 03 | TSR03L | TSR03 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01A7H |  | - |  |  | - | - |  |  |  |
| F01A8H | Timer status register 04 | TSR04L | TSR04 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01A9H |  | - |  |  | - | - |  |  |  |
| F01AAH | Timer status register 05 | TSR05L | TSR05 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01ABH |  | - |  |  | - | - |  |  |  |
| F01ACH | Timer status register 06 | TSR06L | TSR06 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01ADH |  | - |  |  | - | - |  |  |  |
| F01AEH | Timer status register 07 | TSR07L | TSR07 | R | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01AFH |  | - |  |  | - | - |  |  |  |

Table 6-1. Extended SFR (2nd SFR) List (5/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F01B0H | Timer channel enable status register 0 | TEOL | TE0 |  | R | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F01B1H |  | - |  | - |  | - |  |  |
| F01B2H | Timer channel start trigger register 0 | TSOL | TSO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01B3H |  | - |  |  | - | - |  |  |  |
| F01B4H | Timer channel stop trigger register 0 | TTOL | TTO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01B5H |  | - |  |  | - | - |  |  |  |
| F01B6H | Timer clock select register 0 | TPSOL | TPSO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01B7H |  | - |  |  | - | - |  |  |  |
| F01B8H | Timer channel output register 0 | TOOL | TOO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01B9H |  | - |  |  | - | - |  |  |  |
| F01BAH | Timer channel output enable register 0 | TOEOL | TOEO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01BBH |  | - |  |  | - | - |  |  |  |
| F01BCH | Timer channel output level register 0 | TOLOL | TOLO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01BDH |  | - |  |  | - | - |  |  |  |
| F01BEH | Timer channel output mode register 0 | TOMOL | TOM0 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |  |
| F01BFH |  | - |  |  | - | - |  |  |  |

Remark For SFRs in the SFR area, see Table 5-1 SFR List.

## 7. PERIPHERAL HARDWARE FUNCTIONS

### 7.1 Ports

The following four types of I/O ports are available.

- CMOS input (Port 12 (P121 to P124)): 4
- CMOS output (Port 13): 1
- CMOS I/O (Port 0, Port 1, Port 2, Port 3, Port 4, Port 5, Port 6 (P64 to P67), Port 7, Port 9, Port 11, Port 12 (P120), Port 14: 61
- N-ch open-drain I/O (Port 6 (P60 to P63)): 4

Total:

Table 7-1. Port Functions

| Name | Pin Name | Function |
| :--- | :--- | :--- |
| Port 0 | P00 to P06 | I/O port. <br> Input of P03 and P04 can be set to TTL buffer. <br> Output of P02 to P04 can be set to N-ch open-drain output (Von tolerance). <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. |
| Port 1 | P10 to P17 | I/O port. Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. |
| Port 2 | P20 to P27 | I/O port. Input/output can be specified in 1-bit units. |

### 7.2 Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.
The following three kinds of system clocks and clock oscillators are selectable.
(1) Main system clock
<1> X1 oscillator
This circuit oscillates a clock of $\mathrm{fx}=2$ to 20 MHz by connecting a resonator to X 1 and X 2 .
<2> High-speed internal oscillator
This circuit oscillates a clock of $\mathrm{fiH}=8 \mathrm{MHz}$ (TYP.). After a reset release, the CPU always starts operating with this internal high-speed oscillation clock.

An external main system clock ( $\mathrm{fEx}^{2}=2$ to 20 MHz ) can also be supplied from the EXCLK/X2/P122 pin.
(2) Subsystem clock

- XT1 oscillator

This circuit oscillates a clock of fsub $=32.768 \mathrm{kHz}$ by connecting a 32.768 kHz resonator across XT1 and XT2.
(3) Internal low-speed oscillation clock (clock for watchdog timer)

- Internal low-speed oscillator

This circuit oscillates a clock of fil $=240 \mathrm{kHz}$ (TYP.). After a reset release, the internal low-speed oscillation clock operation is determined by setting the option byte.
The internal low-speed oscillation clock cannot be used as the CPU clock.

Remark fx: X1 clock oscillation frequency
fiH: Internal high-speed oscillation clock frequency
fex: External main system clock frequency
fsub: Subsystem clock frequency
Figure 7-1. Block Diagram of Clock Generator


The clock generator uses the following nine types of registers.
(1) Clock operation mode control register (CMC)

This register selects whether the X 1 and X 2 pins, and XT 1 and XT 2 pins are used to connect an oscillator or as input port pins.
(2) Clock operation status control register (CSC)

This register is used to set an operation mode of a clock source (except the internal low-speed oscillation clock).
(3) Oscillation stabilization time counter status register (OSTC)

This register indicates the counting status of the oscillation stabilization time counter of the X 1 clock.
The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.
(4) Oscillation stabilization time select register (OSTS)

This register is used to select the oscillation stabilization time of the X 1 clock when the STOP mode is released.
If the X1 clock is selected as the CPU clock, the microcontroller waits for the time set by the OSTS.
If the internal high-speed oscillation clock is selected as the CPU clock, check if the oscillation stabilization time set by the OSTC register passes after the STOP mode is released. The time set by OSTS in advance can be checked with OSTC.
(5) System clock control register (CKC)

This register is used to select the system clock source and check the select state.
(6) Peripheral enable registers 0 (PERO)

These registers are used to control the peripheral macro clock.
(7) Operation speed mode control register (OSMC)

This register is used to control the step-up circuit of the flash memory for high-speed operation.
If the microcontroller operates at a low speed with a system clock of 10 MHz or less, the power consumption can be lowered by setting this register to the default value, 00 H .
(8) Internal high-speed oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the internal high-speed oscillator.
Temperature is measured by using the internal temperature sensor and A/D converter in combination, and a correction value calculated from the measured temperature is set to this register.
(9) Temperature correction tables H and L (TTBLH and TTBLL)

These registers store constants that are used to calculate a correction value to which the internal high-speed oscillator is adjusted depending on the temperature.
Values suitable for each product are written to these tables as a factory-set condition of the product (these registers can only be read after the product is shipped).

### 7.3 Timer Array Unit (TAU)

The timer array unit has eight 16 -bit timers per unit. Each 16 -bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.

| Independent Operation Function | Combination Operation Function |
| :--- | :--- |
| - Interval timer | • PWM output |
| - Square wave output | • One-shot pulse output |
| - External event counter | • Multiple PWM output |
| - Divider function |  |
| - Input pulse interval measurement |  |
| - Measurement of high-/low-level width of input signal |  |

Channel 7 can be used to realize LIN-bus reception processing in combination with UART3 of serial array unit 1.

### 7.3.1 Functional outline of timer array unit

<Functions of each channel when it operates independently>
Independent operation functions are those functions that can be used for any channel regardless of the operation mode of the other channel.
(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMOn) at fixed intervals.
(2) Square wave output

A toggle operation is performed each time INTTMOn is generated and a square wave with a duty factor of $50 \%$ is output from a timer output pin (TOOn).
(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TIOn) has reached a specific value.
(4) Divider function

A clock input from a timer input pin (TIOn) is divided and output from an output pin (TOOn).
(5) Input pulse interval measurement

Counting is started by the valid edge of a pulse signal input to a timer input pin (TIOn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.
(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TIOn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.

Remark n : Channel number ( $\mathrm{n}=0$ to 7 )
<Functions of each channel when it operates with another channel>
Combination operation functions are those functions that are attained by using the master channel (mostly the reference timer that controls cycles) and the slave channels (timers that operate following the master channel) in combination.
(1) PWM (Pulse Width Modulator) output

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.
(2) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified delay time and a specified pulse width.
(3) Multiple PWM (Pulse Width Modulator) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.
<LIN-bus supporting function (channel 7 only)>
(1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD3) of UART3 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.
(2) Detection of sync break field

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD3) of UART3 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a lowlevel width is measured. If the low-level width is greater than a specific value, it is recognized as a sync break field.
(3) Measurement of pulse width of sync field

After a sync break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD3) of UART3 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

### 7.3.2 Timer array unit configuration

Figure 7-2. Block Diagram of Timer Array Unit


The timer array unit consists of the following registers.
<Registers of unit setting block>
(1) Peripheral enable register 0 (PERO)

Bit 0 of this register enables or stops operation of the timer array unit. The default value of this bit is set to stop the operation of the timer array unit.
(2) Timer clock select register 0 (TPSO)

This register is used to set a division ratio of the CK00 and CK01 clocks when they are generated, by dividing the peripheral hardware clock. The CK00 and CK01 clocks are commonly supplied to channels 0 to 7 of each unit.
(3) Timer channel enable status register 0 (TE0)

This register is used to enable or stop the timer operation of each channel.
(4) Timer channel start register 0 (TSO)

This is a trigger register that is used to clear a timer counter (TCROn) and start the counting operation of each channel.
(5) Timer channel stop register 0 (TTO)

This is a trigger register that stops the counting operation of each channel.
(6) Timer input select register 0 (TISO)

This register is used to select the input signal of a timer input pin (TIOn) or subsystem clock divided by 4 (fxT/4) for each channel.
(7) Noise filter enable register 1 (NFEN1)

This register is used to set whether the noise filter can be used for the timer input signal to each channel.
(8) Timer output enable register 0 (TOEO)

This register is used to enable or stop the timer output of each channel.
(9) Timer output register 0 (TOO)

This is a buffer register of timer output. The value of each bit in this register is output from the timer output pin (TOOn) of each channel.
(10) Timer output level register 0 (TOLO)

TOLO is a register that controls the timer output level of each channel.
The setting of the inverted output of channel $n$ by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOEOn $=1$ ) in the combination operation mode (TOMOn $=1$ ).
(11) Timer output mode register 0 (TOMO)

This register is used to set an output mode of timer output (toggle operation or combination operation) for each channel.
<Registers of each channel> n : Channel number ( $\mathrm{n}=0$ to 7 )
(12) Timer data register On (TDROn)

This is the data register of channel $n$. In the interval timer mode, it functions as a compare register (that sets an interval period). In the capture mode, it functions as a capture register (that stores a captured value).
(13) Timer counter register On (TCROn)

This is the counter register of channel $n$. It counts down in the interval timer mode and counts up in the capture mode.
(14) Timer mode register On (TMROn)

This register sets an operation mode of channel $n$. It is used to select an operating clock (MCK), a count clock, whether the timer operates as the master or a slave, a start trigger and a capture trigger, the valid edge of the timer input, and an operation mode (interval, capture, event counter, one-count, or capture \& one-count).
(15) Timer status register On (TSROn)

This register indicates the overflow status of the timer/counter of channel $n$.
(16) Input switch control register (ISC) (channel 7 only)

This register is used to change the timer input signal of channel 7 to a signal input from the serial input pin (RxD3) of UART3. It is used to realize LIN-bus communication in combination with the serial array unit (SAU).

### 7.4 Real-Time Counter

The real-time counter has the following features.

- Having counters of year, month, week, day, hour, minute, and second, and can count up to 99 years.
- Constant-period interrupt function (period: 1 month to 0.5 seconds)
- Alarm interrupt function (alarm: week, hour, minute)
- Interval interrupt function
- Pin output function of 1 Hz
- Pin output function of 512 Hz or 16.384 kHz or 32 kHz

Figure 7-3. Block Diagram of Real-Time Counter


Remark fsub: Subclock frequency

The following registers control the real-time counter.
(1) Peripheral enable register 0 (PER0)

Bit 7 of this register is used to enable or stop operation of the real-time counter. The default value of this bit is set to stop the operation of the real-time counter.
(2) Real-time counter control register 0 (RTCC0)

The RTCC0 register is an 8-bit register that is used to start or stop the real-time counter operation, control the RTCCL and RTC1HZ pins, and set a 12- or 24-hour system and the constant-period interrupt function.
(3) Real-time counter control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.
(4) Real-time counter control register 2 (RTCC2)

The RTCC2 register is an 8-bit register that is used to control the interval interrupt function and the RTCDIV pin.
(5) Sub-count register (RSUBC)

The RSUBC register is a 16 -bit register that counts the reference time of 1 second of the real-time counter. It takes a value of OH to 7 FFFH and counts 1 second with a clock of 32.768 kHz .
(6) Second count register (SEC)

The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds. It counts up when the sub-counter overflows.
(7) Minute count register (MIN)

The MIN register is an 8 -bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes. It counts up when the second counter overflows.
(8) Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 0 to 23 or 0 to 11 (decimal) and indicates the count value of hours. It counts up when the minute counter overflows.
(9) Day count register (DAY)

The DAY register is an 8 -bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days. It counts up when the hour counter overflows.
(10) Week count register (WEEK)

The WEEK register is an 8 -bit register that takes a value of 0 to 6 (decimal) and indicates the count value of dates. It counts up in synchronization with the day counter.
(11) Month count register (MONTH)

The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months. It counts up when the day counter overflows.
(12) Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years. It counts up when the month counter overflows.
(13) Watch error correction register (SUBCUD)

This register is used to correct the count value of the sub-count register (RSUBC).
(14) Alarm minute register (ALARMWM)

This register is used to set minutes of alarm.
(15) Alarm hour register (ALARMWH)

This register is used to set hours of alarm.
(16) Alarm week register (ALARMWW)

This register is used to set date of alarm.

### 7.5 Watchdog Timer

The watchdog timer operates on the internal low-speed oscillation clock.
The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Figure 7-4. Block Diagram of Watchdog Timer


The watchdog timer uses the following register.
(1) Watchdog timer enable register (WDTE)

This register is used to control the operation of the watchdog timer/counter.

### 7.6 Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.
One pin can be used to output a clock or buzzer sound.
Two output pins, PCLBUZ0 and PCLBUZ1, are available.
PCLBUZO outputs a clock selected by clock output select register 0 (CKSO).
PCLBUZ1 outputs a clock selected by clock output select register 1 (CKS1).

Figure 7-5. Block Diagram of Clock Output/Buzzer Output Controller


Note The PCLBUZO and PCLBUZ1 pins can output a clock of up to 10 MHz at $2.7 \mathrm{~V} \leq \mathrm{VdD}$. Setting a clock exceeding 5 MHz at $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ is prohibited.

The clock output/buzzer output controller uses the following two types of registers.
(1) Clock output select register 0 (CKSO)

This register is used to enable or disable clock output or output of the pin that outputs a buzzer frequency (PCLBUZO), and set an output clock.
(2) Clock output select register 1 (CKS1)

This register is used to enable or disable clock output or output of the pin that outputs a buzzer frequency (PCLBUZ1), and set an output clock.

### 7.7 A/D Converter

The A/D converter converts an analog input signal into a digital value, and consists of up to 8 channels (ANIO to ANI7) with a resolution of 10 bits.

The A/D converter has the following function.

- 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANIO to ANI7. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

Figure 7-6. Block Diagram of A/D Converter


The A/D converter uses the following seven types of registers.
(1) Peripheral enable register 0 (PERO)

Bit 5 of this register is used to enable or stop operation of the $A / D$ converter. The default value of this bit is set to stop operation of the A/D converter.
(2) $A / D$ converter mode register (ADM)

This register is used to set conversion time of an input analog signal to be converted, and to start or stop the conversion operation.
(3) 10-bit A/D conversion result register (ADCR)

Each time $A / D$ conversion has been completed, the conversion result is loaded from the successive approximation register to this register that holds the A/D conversion result at the higher 10 bits (the lower 6 bits are fixed to 0 ).
(4) 8-bit A/D conversion result register (ADCRH)

Each time A/D conversion has been completed, the conversion result is loaded from the successive approximation register to this register that stores the A/D conversion result in the higher 8 bits.
(5) Analog input channel specification register (ADS)

This register is used to specify a port that inputs an analog voltage to be converted.
(6) $A / D$ port configuration register (ADPC)

This register is used to set the ANIO/P20 to ANI7/P27 pins in the analog input mode of the A/D converter or digital I/O mode of the ports.
(7) Port mode registers 2 (PM2)

These registers are used to set the ANIO/P20 to ANI7/P27 pins in the input or output mode.

### 7.8 D/A Converter

The D/A converter has a resolution of 8 bits and converts an input digital signal into an analog signal. It is configured so that output analog signals of two channels (ANOO and ANO1) can be controlled. The D/A converter has the following features.

O 8-bit resolution $\times 2$ chs
O R-2R ladder method
O Output analog voltage: AVREF1 $\times \mathrm{m} / 256$ (AVREF1: Reference voltage for D/A converter, m: Value set to DACSn register)
O Operation mode: Normal mode/real-time output mode

Remark $\mathrm{n}=0,1$

Figure 7-7. Block Diagram of D/A Converter


### 7.9 Serial Array Unit (SAU)

The serial array unit has four serial channels per unit and can use two or more of various serial interfaces (threewire serial (CSI), UART, and simplified IIC) in combination.

Function assignment of each channel supported by the $78 \mathrm{KOR} / \mathrm{KF} 3$ is as shown below (channels 2 and 3 of unit 1 are dedicated to UART3 (supporting LIN-bus)).

| Unit | Channel | Used as CSI | Used as UART | Used as Simplified IIC |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | CSIOO | UARTO | - |
|  | 1 | CSIO1 |  | - |
|  | 2 | CSI10 | UART1 | IIC10 |
|  | 3 | - |  | - |
| 1 | 0 | CSI20 | UART2 | IIC20 |
|  | 1 | - |  | - |
|  | 2 | - | UART3 (supporting LIN-bus) | - |
|  | 3 | - |  | - |

(Example of combination) When "UARTO" is used for channels 0 and 1 of unit 0, CSIOO and CSIO1 cannot be used, but CSI10, UART1, or IIC1 can be used.

### 7.9.1 Functional outline of serial array unit

Each serial interface supported by the $78 \mathrm{KOR} / \mathrm{KF} 3$ has the following features.
(1) Three-wire serial (CSI)

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines.
[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data
[Clock control]
- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
[Interrupt function]
- Transfer end interrupt/buffer empty interrupt
[Error detection flag]
- Overrun error
(2) UART

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception ( RxD ) lines. It transmits or receives data in asynchronization with the party of communication (by using an internal baud rate). Full-duplex UART communication can be realized by using two channels, one dedicated to transmission (even channel) and the other to reception (odd channel).
[Data transmission/reception]

- Data length of 5, 7 or 8 bits
- Select the MSB/LSB first
- Level setting of transmit/receive data
- Parity bit appending and parity check functions
- Stop bit appending
[Interrupt function]
- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error
[Error detection flag]
- Framing error, parity error, or overrun error

The LIN-bus is accepted in UART3 (2, 3 channels of unit 1 )
[LIN-bus functions]

- Wake-up signal detection
- Sync break field (SBF) detection
- Sync field measurement, baud rate calculation

External interrupt (INTPO) or Timer array unit (TAU) is used.
(3) Simplified IIC

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA).
[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output and ACK detection functions
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition
[Interrupt function]
- Transfer end interrupt
[Error detection flag]
- Parity error (ACK error)
* [Functions not supported by simplified IIC]
- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection and wait output functions

Remark To use an IIC bus of full function, refer to 7.10 Serial Interface IIC0.

### 7.9.2 Serial array unit configuration

Figure 7-8. Block Diagram of Serial Array Unit 0


Figure 7-9. Block Diagram of Serial Array Unit 1


The serial array unit consists of the following registers.
$<$ Registers of unit> $m$ : Unit number $(m=0,1)$
(1) Peripheral enable register 0 (PERO)

Bit 2 of this register enables or stops the operation of serial array unit 0 , and bit 3 enables or stops the operation of serial array unit 1 . By default, both the units are stopped from operating.
(2) Serial clock select register m (SPSm)

This register is used to set the division ratio of CK0 clock and CK1 clock that are generated by dividing the peripheral hardware clock. The CK0 and CK1 clocks are supplied to all channels 0 to 3 of the unit.
(3) Serial channel enable status register m (SEm)

This register indicates whether data transmission/reception operation of each channel is enabled or stopped.
(4) Serial channel start register m (SSm)

This is a trigger register that is used to clear the shift register and start transmission/reception of data by each channel.
(5) Serial channel stop register m (STm)

This is a trigger register that is used to stop the shift register and stop data transmission/reception by each channel.
(6) Serial output enable register $m$ (SOEm)

This register is used to enable or stop output of serial data by each channel.
(7) Serial output register m (SOm)

This is a buffer register of serial clock output and serial data output. The value of this register is output from the serial clock output pin and serial data output pin of each channel.
(8) Noise filter enable register 0 (NFENO)

This register is used to set whether the noise filter can be used for the serial data input signal to each channel.
<Registers of each channel> $m$ : Unit number $(m=0,1)$, $n$ : Channel number $(n=0$ to 3$)$
(9) Serial data register mn (SDRmn)

This is the transmit/receive data register of channel n . Bits 7 to 0 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operating clock (MCK).
(10) Serial mode register mn (SMRmn)

This register is used to set an operation mode of channel n . It is also used to select an operating clock (MCK), specify whether the serial clock (SCK) may be input or not, set a start trigger, and select an operation mode (CSI, UART, or IIC), and an interrupt source.
(11) Serial communication operation setting register mn (SCRmn)

This is a communication operation setting register of channel $n$. It is used to set a data transmission/reception mode, transmission/reception timing, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.
(12) Serial status register mn (SSRmn)

This register indicates the communication status and error occurrence status of channel $n$. The errors indicated by this register are a framing error, parity error, and overrun error.
(13) Serial flag clear trigger register mn (SIRmn)

This is a trigger register that is used to clear each error flag of channel $n$.
(14) Serial output level register m (SOLm)

This register is used to set inversion of the data output level of each channel.

### 7.10 Serial Interface IICO

Serial interface IICO has the following two modes.
(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.
(2) $I^{2} C$ bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLO) line and a serial data bus (SDA0) line.

Figure 7-10. Block Diagram of Serial Interface IICO


Serial interface IICO consists of the following hardware units.
(1) Peripheral enable register 0 (PER0)

Bit 4 of this register is used to enable or stop operation of serial interface IICO. The default value of this bit is set to stop the operation of serial interface IIC0.
(2) IIC shift register 0 (IIC0)

IICO is a register that converts 8 -bit serial data into 8 -bit parallel data or vice versa in synchronization with the serial clock. This register is used for both transmission and reception.
(3) Slave address register 0 (SVAO)

This register stores the source address when the microcontroller is used as a slave.
(4) IIC control register 0 (IICCO)

This register is used to enable or stop the operation of $I^{2} C$, set wait timing, and the other operations of $I^{2} C$.
(5) IIC status register 0 (IICSO)

This register indicates the status of $I^{2} C$.
(6) IIC flag register 0 (IICFO)

This register is used to set an operation mode of $I^{2} \mathrm{C}$ and indicate the status of the $I^{2} \mathrm{C}$ bus.
(7) IIC clock select register 0 (IICCLO)

This register is used to set the transfer clock of $I^{2} \mathrm{C}$.
(8) IIC function expansion register 0 (IICXO)

This register is used to set the function expansion of $I^{2} C$.
(9) Port mode register 6 (PM6)

This register is used to set port 6 in the input or output mode in 1-bit units.

### 7.11 Multiplier

The multiplier executes an operation of 16 bits $\times 16$ bits with one clock.
It has the following features.

- Can execute calculation of 16 bits $\times 16$ bits $=32$ bits.

Figure 7-11. Block Diagram of Multiplier


The multiplier uses the following four registers.
(1) 16-bit higher multiplication result storage register and 16-bit lower multiplication result storage register (MULOH and MULOL)
These two registers, MULOH and MULOL, are used to store a 32-bit multiplication result. The higher 16 bits of the multiplication result are stored in MULOH and the lower 16 bits, in MULOL, so that a total of 32 bits of the multiplication result can be stored.
(2) Multiplication input data registers $A$ and $B$ (MULA and MULB)

These are 16-bit registers that store data for multiplication. The multiplier multiplies the values of MULA and MULB.

### 7.12 Key Return Signal Detector

A key interrupt (INTKR) can be generated by inputting the falling edge to key interrupt input pins (KR0 to KR7), depending on the setting of key return mode register (KRM).

Figure 7-12. Block Diagram of Key Return Signal Detector


The key interrupt function uses the following register.
(1) Key return mode register (KRM)

This register is used to enable or disable the key input signals of the KRO to KR7 pins by the corresponding bits, KRM0 to KRM7.

### 7.13 Power-on-Clear (POC) Circuit

The power-on-clear circuit (POC) has the following functions.

- Generates internal reset signal at power on.

The reset signal is released if the supply voltage (VDD) exceeds $1.59 \mathrm{~V} \pm 0.09 \mathrm{~V}^{\text {Note }}$.

Caution If the low-voltage detector ( LVI ) is set to ON by an option byte by default, the reset signal is not released until the supply voltage (Vod) exceeds $2.07 \mathrm{~V} \pm 0.2 \mathrm{~V}^{\text {Note }}$.

- Compares supply voltage (VDD) and detection voltage ( V POC $=1.59 \mathrm{~V} \pm 0.09 \mathrm{~V}^{\text {Note }}$ ), generates internal reset signal when Vdd < Vpoc.

Note These are preliminary values and subject to change.

### 7.14 Low-Voltage Detector (LVI)

The low-voltage detector (LVI) has the following functions.

- The LVI circuit compares the supply voltage ( $\mathrm{V} D \mathrm{D}$ ) with the detection voltage ( $\mathrm{V}_{\mathrm{LV}}$ ) or the input voltage from an external input pin (EXLVI) with the detection voltage ( $\mathrm{V}_{\mathrm{ELLI}}=1.21 \mathrm{~V} \pm 0.1 \mathrm{~V}^{\text {Vole }}$ ), and generates an internal reset or internal interrupt signal.
- The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage or lower, the internal reset signal is generated when the supply voltage $(\mathrm{VDD})$ < detection voltage ( $\left.\mathrm{V} V \mathrm{VII}=2.07 \mathrm{~V} \pm 0.2 \mathrm{~V}^{\text {Note }}\right)$. After that, the internal reset signal is generated when the supply voltage ( VDD ) < detection voltage ( $\left.\mathrm{V}_{\mathrm{LVI}}=2.07 \mathrm{~V} \pm 0.1 \mathrm{~V}^{\text {Note }}\right)$.
- The supply voltage (VDD) or the input voltage from the external input pin (EXLVI) can be selected to be detected by software.
- A reset or an interrupt can be selected to be generated after detection by software.
- Detection levels ( 16 levels) of supply voltage can be changed by software.
- Operable in STOP mode.

Note These are preliminary values and subject to change.

Figure 7-14. Block Diagram of Low-Voltage Detector


The low-voltage detector is controlled by the following registers.
(1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode.
(2) Low-voltage detection level select register (LVIS)

This register selects the low-voltage detection level.
(3) Port mode register 12 (PM12)

When using the P120/EXLVI/INTPO pin for external low-voltage detection potential input, set PM120 to 1. At this time, the output latch of P 120 may be 0 or 1 .

### 7.15 DMA Controller

The 78K0R/KF3 has an internal DMA (Direct Memory Access) controller.
Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

O Number of DMA channels: 2
O Transfer unit: 8 or 16 bits
O Maximum transfer unit: 1024 times
O Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that processing.)
O Transfer mode: Single-transfer mode
O Transfer request: Selectable from the following peripheral hardware interrupts

- A/D converter
- Serial interface (CIS00, CSI01, CSI10, UART0, UART1, UART3, or IIC10)
- Timer (channel 0, 1, 4, or 5)

O Subject to transfer: Between SFR and internal RAM

Here are examples of functions using DMA.

- Successive transfer of serial interface
- Batch transfer of analog data
- Capturing A/D conversion result at fixed interval
- Capturing port value at fixed interval


## 8. INTERRUPT FUNCTION

A total of 42 interrupt sources are provided, divided into the following two types.

- Maskable interrupt: 41
- Software interrupt: 1

Table 8-1. Interrupt Source List (1/3)

| Interrupt Type | Default Priority ${ }^{\text {Note } 1}$ | Interrupt Source |  | Internal/ External | Vector <br> Table <br> Address | Basic <br> Configuration <br> Type ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Trigger |  |  |  |
| Maskable | 0 | INTWDTI | Watchdog timer interval ${ }^{\text {Note } 3}$ <br> (75\% of overflow time) | Internal | 0004H | (A) |
|  | 1 | INTLVI | Low-voltage detection ${ }^{\text {Note } 4}$ |  | 0006H |  |
|  | 2 | INTPO | Pin input edge detection | External | 0008H | (B) |
|  | 3 | INTP1 |  |  | 000AH |  |
|  | 4 | INTP2 |  |  | 000 CH |  |
|  | 5 | INTP3 |  |  | 000EH |  |
|  | 6 | INTP4 |  |  | 0010H |  |
|  | 7 | INTP5 |  |  | 0012H |  |
|  | 8 | INTST3 | End of UART3 transmission | Internal | 0014H | (A) |
|  | 9 | INTSR3 | End of UART3 reception |  | 0016H |  |
|  | 10 | INTSRE3 | UART3 communication error occurrence |  | 0018H |  |
|  | 11 | INTDMAO | End of DMA0 transfer |  | 001AH |  |
|  | 12 | INTDMA1 | End of DMA1 transfer |  | 001 CH |  |
|  | 13 | INTST0 /INTCSIOO | End of UARTO transmission/end of CSIOO communication |  | 001EH |  |
|  | 14 | INTSR0 /INTCSIO1 | End of UARTO reception/end of CSI01 communication |  | 0020H |  |
|  | 15 | INTSRE0 | CSIOO/CSI01/UARTO communication error occurrence |  | 0022H |  |
|  | 16 | INTST1 <br> /INTCSI10 <br> /INTIIC10 | End of UART1 transmission/end of CSI10 communication/end of IIC10 communication |  | 0024H |  |
|  | 17 | INTSR1 | End of UART1 reception |  | 0026H |  |
|  | 18 | INTSRE1 | CSI10/UART1/IIC10 communication error occurrence |  | 0028H |  |
|  | 19 | INTIIC0 | End of IICO communication |  | 002AH |  |

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.
2. Basic configuration types $(A)$ to $(C)$ correspond to $(A)$ to $(C)$ in Figure 8-1.
3. When bit 7 (WDTINT) of the option byte $(000 \mathrm{COH})$ is set to 1 .
4. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is cleared to 0 .

Table 8-1. Interrupt Source List (2/3)

| Interrupt Type | Default Priority ${ }^{\text {Note } 1}$ | Interrupt Source |  | Internal/ <br> External | Vector <br> Table <br> Address | Basic <br> Configuration <br> Type ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Trigger |  |  |  |
| Maskable | 20 | INTTM00 | End of timer channel 0 count or capture | Internal | 002CH | (A) |
|  | 21 | INTTM01 | End of timer channel 1 count or capture |  | 002EH |  |
|  | 22 | INTTM02 | End of timer channel 2 count or capture |  | 0030H |  |
|  | 23 | INTTM03 | End of timer channel 3 count or capture |  | 0032H |  |
|  | 24 | INTAD | End of $A / D$ conversion |  | 0034H |  |
|  | 25 | INTRTC | Fixed-cycle signal of real-time counter/alarm match detection |  | 0036H |  |
|  | 26 | INTRTCI | Interval signal detection of real-time counter |  | 0038H |  |
|  | 27 | INTKR | Key return signal detection | External | 003AH | (B) |
|  | 28 | INTST2 /INTCSI20 /INTIIC20 | End of UART2 transmission/end of CSI20 communication/end of IIC20 communication | Internal | 003CH | (A) |
|  | 29 | INTSR2 | End of UART2 reception |  | 003EH |  |
|  | 30 | INTSRE2 | CSI20/UART2/IIC20 communication error occurrence |  | 0040H |  |
|  | 31 | INTTM04 | End of timer channel 4 count or capture |  | 0042H |  |
|  | 32 | INTTM05 | End of timer channel 5 count or capture |  | 0044H |  |
|  | 33 | INTTM06 | End of timer channel 6 count or capture |  | 0046H |  |
|  | 34 | INTTM07 | End of timer channel 7 count or capture |  | 0048H |  |
|  | 35 | INTP6 | Pin input edge detection | External | 004AH | (B) |
|  | 36 | INTP7 |  |  | 004 CH |  |
|  | 37 | INTP8 |  |  | 004EH |  |
|  | 38 | INTP9 |  |  | 0050H |  |
|  | 39 | INTP10 |  |  | 0052H |  |
|  | 40 | INTP11 |  |  | 0054H |  |

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.
2. Basic configuration types $(A)$ to $(C)$ correspond to $(A)$ to $(C)$ in Figure 8-1.

Table 8-1. Interrupt Source List (3/3)

| Interrupt <br> Type | Default <br> Priority ${ }^{\text {Note } 1}$ | Interrupt Source |  | Internal/ <br> External | Vector <br> Table <br> Address | Basic Configuration Type ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Trigger |  |  |  |
| Software | - | BRK | Execution of BRK instruction | - | 007EH | (C) |
| Reset | - | RESET | $\overline{\text { RESET }}$ pin input | - | 0000H | - |
|  |  | POC | Power-on-clear |  |  |  |
|  |  | LVI | Low-voltage detection ${ }^{\text {Note } 3}$ |  |  |  |
|  |  | WDT | Overflow of watchdog timer |  |  |  |
|  |  | TRAP | Execution of illegal instruction ${ }^{\text {Note } 4}$ |  |  |  |

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.
2. Basic configuration types $(A)$ to $(C)$ correspond to $(A)$ to $(C)$ in Figure 8-1.
3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1 .
4. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution cannot be emulated by the in-circuit emulator or on-chip debug emulator.

Figure 8-1. Basic Configuration of Interrupt Function
(A) Internal maskable interrupt

(B) External maskable interrupt

(C) Software interrupt


IF: Interrupt request flag
IE: Interrupt enable flag
ISPO: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag
PRO: Priority specification flag 0
PR1: Priority specification flag 1

## 9. STANDBY FUNCTION

The standby function is designed to reduce the operating current of the system. The following two modes are available.

- HALT mode: Stops the operating clock of the CPU. By using this mode in combination with the normal operation mode for intermittent operation, the average current consumption can be decreased.
- STOP mode: Stops oscillation of the main system clock. All operations using the main system clock are stopped, so that the power consumption can be reduced more than in the HALT mode.

Figure 9-1. Standby Function


The standby function uses the following two types of registers.
(1) Oscillation stabilization time counter status register (OSTC)

This register indicates the counting status of the oscillation stabilization time counter of the X1 clock.
The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.
(2) Oscillation stabilization time select register (OSTS)

This register is used to select the oscillation stabilization time of the X 1 clock when the STOP mode is released.

If the X 1 clock is selected as the CPU clock, the CPU waits for the time set by OSTS after the STOP mode is released.
If the internal high-speed oscillation clock is selected as the CPU clock, confirm that the oscillation stabilization time has elapsed after the STOP mode was released, by using OSTC. OSTC can be used to check the time set in advance by OSTS.

## 10. RESET FUNCTION

The microcontroller is reset in the following five ways.

- External reset input via RESET pin
- Internal reset by watchdog timer program loop detection
- Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)
- Internal reset by execution of illegal instruction ${ }^{\text {Note }}$

Note The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution cannot be emulated by the in-circuit emulator or on-chip debug emulator.

## 11. OPTION BYTES

Addresses 000 COH to 000 C 3 H of the flash memory of the $78 \mathrm{KOR} / \mathrm{KF} 3$ form an option byte area.
Option bytes consist of user option byte $(000 \mathrm{C} 0 \mathrm{H}$ to 000 C 2 H$)$ and on-chip debug option byte $(000 \mathrm{C} 3 \mathrm{H})$.
Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

To use the boot swap operation during self programming, 000 C 0 H to 000 C 3 H are replaced by 010 C 0 H to 010 C 3 H . Therefore, set the same values as 000 C 0 H to 000 C 3 H to 010 C 0 H to 010 C 3 H .

Caution Be sure to set FFH to $000 \mathrm{C} 2 \mathrm{H}(000 \mathrm{C} 2 \mathrm{H} / 010 \mathrm{C} 2 \mathrm{H}$ when the boot swap operation is used).

### 11.1 User option byte $(000 \mathrm{COH}$ to $000 \mathrm{C} 2 \mathrm{H} / 010 \mathrm{COH}$ to 010 C 2 H$)$

(1) $000 \mathrm{C} 0 \mathrm{H} / 010 \mathrm{COH}$

O Operation of watchdog timer

- Operation is stopped or enabled in the HALT or STOP mode.

O Setting of interval time of watchdog timer
O Operation of watchdog timer

- Operation is stopped or enabled.

O Setting of window open period of watchdog timer
O Setting of interval interrupt of watchdog timer

- Used or not used

Caution Set the same value as 000 C 0 H to 010 COH when the boot swap operation is used because 000 COH is replaced by 010 COH .
(2) $000 \mathrm{C} 1 \mathrm{H} / 010 \mathrm{C} 1 \mathrm{H}$

O Setting of LVI on power application

- LVI is ON or OFF by default upon power application.

Caution Set the same value as 000 C 1 H to 010 C 1 H when the boot swap operation is used because 000 C 1 H is replaced by 010 C 1 H .
(3) $000 \mathrm{C} 2 \mathrm{H} / 010 \mathrm{C} 2 \mathrm{H}$

O Be sure to set FFH, as these addresses are reserved areas.

Caution Set FFH to 010 C 2 H when the boot swap operation is used because 000 C 2 H is replaced by 010C2H.

### 11.2 On-chip debug option byte (000C3H/ 010C3H)

O Control of on-chip debug operation (software)

- On-chip debug operation is disabled or enabled.

O Handling of data of flash memory in case of failure in on-chip debug security ID authentication

- Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

Caution Set the same value as 000 C 3 H to 010 C 3 H when the boot swap operation is used because 000 C 3 H is replaced by 010 C 3 H .

## 12. ELECTRICAL SPECIFICATIONS (TARGET)

Cautions 1. These specifications show target values, which may change after device evaluation.
2. The $78 \mathrm{KOR} / \mathrm{KF} 3$ is provided with an on-chip debug function. After using the on-chip debug function, do not use the product for mass production because its reliability cannot be guaranteed from the viewpoint of the limit of the number of times the flash memory can be rewritten.
After the on-chip debug function is used, complaints will not be accepted.
Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ ) (1/2)

| Parameter | Symbols | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vod |  |  | -0.5 to +6.5 | V |
|  | EVDD |  |  | -0.5 to +6.5 | V |
|  | Vss |  |  | -0.5 to +0.3 | V |
|  | EVss |  |  | -0.5 to +0.3 | V |
|  | AVrefo |  |  | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.3^{\text {Note }}$ | V |
|  | AVref1 |  |  | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.3^{\text {Note }}$ | V |
|  | AVss |  |  | -0.5 to +0.3 | V |
| Input voltage | $\mathrm{V}_{11}$ | P00 to P06, P10 to P17, P20 to P27, P30, P31, P40 to P47, P50 to P55, P64 to P67, P70 to P77, P90, P110, P111, P120 to P124, P130, P140 to P145, EXCLK, RESET |  | -0.3 to VDD $+0.3^{\text {Note }}$ | V |
|  | V12 | P60 to P63 (N-ch open-drain) |  | -0.3 to +6.5 | V |
| Output voltage | Vo |  |  | -0.3 to $\mathrm{V}_{\mathrm{dD}}+0.3^{\text {Note }}$ | V |
| Analog input voltage | Van | ANIO to ANI7 |  | $\begin{aligned} & -0.3 \text { to } A V_{\text {REFO }}+0.3^{\text {Note }} \\ & \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note }} \end{aligned}$ | V |
| Output current, high | $\mathrm{IoH1}$ | Per pin |  | -10 | mA |
|  |  | Total of all pins -80 mA | P00 to P04, P40 to P47, P120, P130, P140 to P145 | -25 | mA |
|  |  |  | P05, P06, P10 to P17, P30, P31, P50 to P55, P64 to P67, P70 to P77, P90 | -55 | mA |
|  | Ioh2 | Per pin | P20 to P27, P110, P111 | -0.5 | mA |
|  |  | Total of all pins |  | -2 | mA |

Note Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )(2/2)

| Parameter | Symbols |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, low | Iol1 | Per pin |  | 30 | mA |
|  |  | Total of all pins 200 mA | P00 to P04, P40 to P47, P120, P130, P140 to P145 | 60 | mA |
|  |  |  | P05, P06, P10 to P17, P30, P31, P50 to P55, P60 to P67, P70 to P77, P90 | 140 | mA |
|  | IoL2 | Per pin | P20 to P27, P110, P111 | 1 | mA |
|  |  | Total of all pins |  | 5 | mA |
| Operating ambient temperature | TA | In normal operation mode |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## X1 Oscillator Characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{V}$ d $=\mathrm{EVDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ ss $=\mathrm{AVss}=0 \mathrm{~V}$ )

| Resonator | Recommended Circuit | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic resonator | Vss X1 $\quad$ X2 | X1 clock oscillation frequency (fx) ${ }^{\text {Note }}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 2.0 |  | 20.0 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 2.0 |  | 5.0 |  |
| Crystal resonator |  | X1 clock oscillation frequency (fx) ${ }^{\text {Note }}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 2.0 |  | 20.0 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 2.0 |  | 5.0 |  |
|  |  |  |  |  |  |  |  |

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the X 1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Internal Oscillator Characteristics
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{VDD}=\mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \mathrm{~V} s \mathrm{E}=\mathrm{EV} \mathrm{ss}=\mathrm{AVss}=0 \mathrm{~V}$ )

| Oscillators | Parameters | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 MHz internal oscillator | Internal highspeed oscillation clock frequency$(\mathrm{f} H)^{\text {Note }}$ | No temperature correction | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 7.6 | 8.0 | 8.4 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 8.0 | MHz |
|  |  | Temperature correction | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 7.8 | 8.0 | 8.2 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 8.0 | MHz |
| 240 kHz internal oscillator | Internal low-speed oscillation clock frequency (fı) | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$ |  |  | 240 |  | kHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | TBD |  | kHz |

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

## XT1 Oscillator Characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{VdD}=\mathrm{EVDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ ss $=\mathrm{AVss}=0 \mathrm{~V}$ )

| Resonator | Recommended Circuit | Items | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal resonator |  | XT1 clock oscillation frequency (fxx) ${ }^{\text {Note }}$ |  |  | 32.768 |  | kHz |

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X 1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (1/4)


| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high ${ }^{\text {Note } 1}$ | Ioh1 | Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P64 to P67, P90, P120, P130, P140 to P145 | $4.0 \mathrm{~V} \leq \mathrm{V}_{\text {dD }} \leq 5.5 \mathrm{~V}$ |  |  | -3.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}$ do $<4.0 \mathrm{~V}$ |  |  | -1.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V} D<2.7 \mathrm{~V}$ |  |  | -1.0 | mA |
|  |  | Total of P00 to P04, P40 to P47, P120, P130, P140 to P145 | $4.0 \mathrm{~V} \leq \mathrm{V}_{\text {dD }} \leq 5.5 \mathrm{~V}$ |  |  | -20.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}$ do $<4.0 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | -5.0 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, P31, P50 to P55, P64 to P67, P70 to P77, P90 | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | -30.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | -19.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}^{2} 2.7 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  | Total of all pins | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | -50.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | -29.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | -15.0 | mA |
|  | $\mathrm{loH}_{2}$ | Per pin for P20 to P27 | $A V_{\text {REFO }}=\mathrm{V}_{\text {dD }}$ |  |  | -0.1 | mA |
|  |  | Per pin for P110, P111 | $A V_{\text {REF } 1}=\mathrm{V}_{\text {dD }}$ |  |  | -0.1 | mA |
| Output current, low ${ }^{\text {Note } 2}$ | IoL1 | Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P60 to P67, P90, P120, P130, P140 to P145 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 8.5 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}$ do $<4.0 \mathrm{~V}$ |  |  | 1.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V} D<2.7 \mathrm{~V}$ |  |  | 0.5 | mA |
|  |  | Per pin for P60 to P63 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}^{2} 4.0 \mathrm{~V}$ |  |  | 3.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 2.0 | mA |
|  |  | Total of P00 to P04, P40 to P47, P120, P130, P140 to P145 | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VdD}<2.7 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, P31, P50 to P55, P60 to P67, P70 to P77, P90 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 45.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD}<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  | Total of all pins | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | 65.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}$ D $<4.0 \mathrm{~V}$ |  |  | 40.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 35.0 | mA |
|  | IOL2 | Per pin for P20 to P27 | $A V_{\text {REF }}=V_{\text {dD }}$ |  |  | 0.4 | mA |
|  |  | P110, P111 | $A V_{\text {REF } 1}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 0.4 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from Vod to an output pin.
2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.

## Caution P02 to P04, P43, P45, P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (2/4)


| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | P01, P02, P12, P13, P15, P41, P45, P52 to P55, P64 to P67, P90, P121 to P124, P144 |  | 0.7 V dD |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | P00, P03 to P06, P10, P11, P14, P16, P17, P30, P31, P40, P42 to P44, P46, P47, P50, P51, P70 to P77, P140 to P143, P145, EXCLK, $\overline{R E S E T}$ | Normal mode | 0.8 VDD |  | VDD | V |
|  | V ${ }_{\text {H3 }}$ | P03, P04, P43, P44, P142, P143 | TTL mode $4.0 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}$ | 2.2 |  | VDD | V |
|  | $\mathrm{V}_{1+4}$ | P20 to P27 | $A V_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}$ | 0.7 AV ReFo |  | $\mathrm{AV}_{\text {refo }}$ | V |
|  | V $\mathrm{HH}_{5}$ | P110, P111 | $A V_{\text {REF } 1}=\mathrm{V}_{\mathrm{DD}}$ | $0.7 \mathrm{AV}_{\text {REF }}$ |  | $\mathrm{AV}_{\text {ReF }}$ | V |
|  | $\mathrm{V}_{\text {Нн }}$ | P60 to P63 |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | 6.0 | V |
|  | $\mathrm{V}_{1+7}$ | FLMDO |  | $0.9 \mathrm{VDD}^{2}$ <br> Note 1 |  | VDD | V |
| Input voltage, low | VIL1 | P01, P02, P12, P13, P15, P41, P45, P52 to P55, P64 to P67, P90, P121 to P124, P144 |  | 0 |  | 0.3 V DD | V |
|  | VIL2 | P00, P03 to P06, P10, P11, P14, P16, <br> P17, P30, P31, P40, P42 to P44, P46, <br> P47, P50, P51, P70 to P77, P140 to <br> P143, P145, EXCLK, RESET | Normal mode | 0 |  | 0.2 V DD | V |
|  | VIL3 | P03, P04, P43, P44, P142, P143 | TTL mode $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  | VIL4 | P20 to P27 | $A V_{\text {REF } 0}=\mathrm{V}_{\mathrm{DD}}$ | 0 |  | $0.3 A V_{\text {REF }}$ | V |
|  | VIL5 | P110, P111 | $A V_{\text {REF } 1}=\mathrm{V}_{\text {do }}$ | 0 |  | $0.3 \mathrm{AV}_{\text {ReF1 }}$ | V |
|  | VIL6 | P60 to P63 |  | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | VIL7 | FLMDO |  | 0 |  | $\underset{\text { Note } 2}{\text { O.1 } \mathrm{VDD}}$ | V |

Notes 1. Must be $0.9 V_{D D}$ or higher when used in the flash memory programming mode.
2. If a $0.1 \mathrm{~V}_{\mathrm{DD}}$ or lower voltage is set, the FLMDO pin cannot be set to high level even when using an on-chip pull-up resistor.

Cautions 1. The maximum value of $\mathrm{V}_{\mathrm{H}}$ of pins P02 to P04, P43, P45, and P142 to P144 is Vdd, even in the N-ch open-drain mode.
2. For P122/EXCLK, $\mathrm{V}_{\mathrm{H}} / \mathrm{V}_{\mathrm{IL}}$ differs according to the input port mode or external clock mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## DC Characteristics (3/4)

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{Vdd}=\mathrm{EVdd} \leq 5.5 \mathrm{~V}$, AV Refo $=A V_{\mathrm{ref}} 1 \leq \mathrm{Vdd}$, $\left.\mathrm{Vss}=\mathrm{EVss}=\mathrm{AVss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, high | Vон1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P64 to P67, P70 to P77, P90, P120, P130, P140 to P145 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{IOH} 1=-3.0 \mathrm{~mA} \end{aligned}$ | VDD -0.7 |  |  | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loH} 1=-1.0 \mathrm{~mA} \end{aligned}$ | Vdo - 0.5 |  |  | V |
|  | Voh2 | P20 to P27 | $\begin{aligned} & \mathrm{AV}_{\mathrm{REFO}}=\mathrm{V} D \mathrm{D} \\ & \text { ІІН2 } 2=-100 \mu \mathrm{~A} \end{aligned}$ | VDD - 0.5 |  |  | V |
|  |  | P110, P111 | $\begin{aligned} & \mathrm{AV}_{\text {REF } 1}=\mathrm{V}_{\mathrm{DD}}, \\ & \text { ІІН2 }=-100 \mu \mathrm{~A} \end{aligned}$ | VDD - 0.5 |  |  | V |
| Output voltage, Iow | Vol1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P60 to P67, P70 to P77, P90, P120, P130, P140 to P145 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=8.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.7 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=1.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.5 | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=0.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  | Vot2 | P20 to P27 | $\begin{aligned} & \mathrm{AV}_{\mathrm{REFFO}}=\mathrm{V} \mathrm{DD}, \\ & \mathrm{loL2}=0.4 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  | P110, P111 | $\begin{aligned} & \mathrm{AV}_{\mathrm{REF} 1}=\mathrm{VDD}, \\ & \mathrm{loL2}=0.4 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  | VoL3 | P60 to P63 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=15.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.0 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=5.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=2.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (4/4)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{Vdd}=\mathrm{EVdd} \leq 5.5 \mathrm{~V}$, AV Refo $=A \mathrm{~V}_{\mathrm{ref}} 1 \leq \mathrm{Vdd}$, $\left.\mathrm{Vss}=\mathrm{EVss}=\mathrm{AVss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILIH1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P60 to P67, P70 to P77, P90, P120, P140 to P145, FLMDO, RESET | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ILIH2 | P20 to P27 | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}=A \mathrm{~V}_{\text {REFO }}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІнз | P110, P111 | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}=\mathrm{AV}_{\text {REF } 1}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІІн4 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2) } \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | In Input port |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILLL1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P60 to P67, P70 to P77, P90, P120, P140 to P145, FLMDO, RESET | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{ss}}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILLL2 | P20 to P27 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}, \mathrm{AV}_{\text {Refo }}=\mathrm{V}_{\text {do }}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILLı3 | P110, P111 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {Ss }}, \mathrm{A} \mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL4 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2) } \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{ss}}$ | In Input port |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | -10 | $\mu \mathrm{A}$ |
| Pull-up resistance value | Ru1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P64 to P67, P70 to P77, P90, P120, P140 to P145, RESET | $V_{1}=V_{D D}$ |  | 10 | 20 | 100 | k $\Omega$ |
|  | Ruz | FLMDO | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V} D \mathrm{D}^{5} 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ |  | 10 | 20 | 40 | $\mathrm{k} \Omega$ |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V} D \mathrm{DD} 2.7 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ |  | 10 | 20 | 60 | $\mathrm{k} \Omega$ |
| Pull-down resistance value | Ro | FLMDO | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{Ss}} \end{aligned}$ |  | 10 | 20 | 40 | $\mathrm{k} \Omega$ |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | 10 | 20 | 60 | k $\Omega$ |
| Protection resistance value | Ra | FLMDO |  |  | 2 | 4.5 | 7 | k $\Omega$ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## AC Characteristics

(1) Basic operation


| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | Tcy | Main system clock (fxp) operation | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.05 |  | 8 | $\mu \mathrm{S}$ |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.2 |  | 8 | $\mu \mathrm{s}$ |
|  |  | Subsystem clock (fsub) operation |  | 28.5 |  | 62.5 | $\mu \mathrm{s}$ |
| External main system clock frequency | fex | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 2.0 |  | 20.0 | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  | 2.0 |  | 5.0 | MHz |
| External main system clock input high-level width, low-level width | texh, texı | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 24 |  | 250 | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  | 96 |  | 250 | ns |
| TI00 to TI07 input frequency | tit | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  |  | $\mathrm{fmck}^{\prime} / 2$ | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  |  | fmck/2 | MHz |
| TIOO to TIO7 input high-level width, low-level width | tтin, <br> tтIL |  |  | 2/fмск-1 |  |  | ns |
| TO00 to TO07 output frequency | tтo | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  |  | 10 | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  |  | 5 | MHz |
| PCLBUZO/1 output frequency | tpCL | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  |  | 10 | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  |  | 5 | MHz |
| Interrupt input high-level width, low-level width | tinth, <br> tintl |  |  | 1 |  |  | $\mu \mathrm{s}$ |
| Key interrupt input low-level width | tkr |  |  | 250 |  |  | ns |
| RESET low-level width | trsL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Remark $f_{\text {мск: }}$ Macro operation clock frequency

Tcy vs. Vdd (Main System Clock Operation)


AC Timing Test Points (Excluding External Main System Clock)


## External Main System Clock Timing



## TI Timing

TIOO to TIO7


Interrupt Request Input Timing


Key Interrupt Input Timing

$\overline{\text { RESET }}$ Input Timing


A/D Converter Characteristics


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | Res |  |  |  | 10 | bit |
| Overall error ${ }^{\text {Notes 1,2 }}$ | AINL | $4.0 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.4$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {refo }}<4.0 \mathrm{~V}$ |  |  | $\pm 0.6$ | \%FSR |
|  |  | $2.3 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }}<2.7 \mathrm{~V}$ |  |  | TBD | \%FSR |
| Conversion time | tconv | $4.0 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }} \leq 5.5 \mathrm{~V}$ | 6.1 |  | 36.7 | $\mu \mathrm{s}$ |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF0 }}<4.0 \mathrm{~V}$ | 6.1 |  | 36.7 | $\mu \mathrm{s}$ |
|  |  | $2.3 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }}<2.7 \mathrm{~V}$ | 27 |  | TBD | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes } 1,2}$ | EZS | $4.0 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.4$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF0 }}<4.0 \mathrm{~V}$ |  |  | $\pm 0.6$ | \%FSR |
|  |  | $2.3 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }}<2.7 \mathrm{~V}$ |  |  | TBD | \%FSR |
| Full-scale error ${ }^{\text {Notes } 1,2}$ | EFS | $4.0 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.4$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }}<4.0 \mathrm{~V}$ |  |  | $\pm 0.6$ | \%FSR |
|  |  | $2.3 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }}<2.7 \mathrm{~V}$ |  |  | TBD | \%FSR |
| Integral non-linearity error ${ }^{\text {Note } 1}$ | ILE | $4.0 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF } 0}<4.0 \mathrm{~V}$ |  |  | $\pm 4.5$ | LSB |
|  |  | $2.3 \mathrm{~V} \leq \mathrm{AV}_{\text {REF0 }}<2.7 \mathrm{~V}$ |  |  | TBD | LSB |
| Differential non-linearity error ${ }^{\text {Note } 1}$ | DLE | $4.0 \mathrm{~V} \leq \mathrm{AV}_{\text {REFO }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| Analog input voltage | Vain |  | AVss |  | AV $\mathrm{refo}_{0}$ | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.

## D/A Converter Characteristics



| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/A Converter operating curent | Idac |  |  |  |  | 1.5 | mA |
| Resolution | RES |  |  |  |  | 8 | bit |
| Overall error | AINL | RLOAD $=2 \mathrm{M} \Omega$ |  |  |  | $\pm 1.2$ | \%FSR |
|  |  | RLoad $=4 \mathrm{M} \Omega$ |  |  |  | $\pm 0.8$ | \%FSR |
|  |  | RLOAD $=10 \mathrm{M} \Omega$ |  |  |  | $\pm 0.6$ | \%FSR |
| Settling time | tset | Cload $=20 \mathrm{pF}$ | $4.0 \mathrm{~V} \leq \mathrm{AV}_{\text {REF } 1} \leq 5.5 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF } 1}<4.0 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{s}$ |
|  |  |  | $2.3 \mathrm{~V} \leq \mathrm{AV}_{\text {REF } 1}<2.7 \mathrm{~V}$ |  |  | 6 | $\mu \mathrm{s}$ |
| D/A output resistance value | Ro | per D/A converter 1 channel |  |  | 6.4 |  | k $\Omega$ |

Flash Memory Programming Characteristics
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}=\mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{EV}$ SS $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| VDD supply current | IDD |  |  | 6 |  | mA |

## NOTES FOR CMOS DEVICES

## (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and $\mathrm{V}_{\mathrm{IH}}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and Vін (MIN).

## (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to Vod or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

## (3) PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

## (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

## (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

## (6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special", and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics products before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
[MEMO]
[MEMO]

## For further information, please contact:

## NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668,
Japan
Tel: 044-435-5111
http://www.necel.com/
[America]
NEC Electronics America, Inc.
2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000
800-366-9782
http://www.am.necel.com/
[Europe]
NEC Electronics (Europe) GmbH
Arcadiastrasse 10
40472 Düsseldorf, Germany
Tel: 0211-65030
http://www.eu.necel.com/

| Hanover Office |
| :--- |
| Podbielski Strasse 166 B |
| 30177 Hanover |
| Tel: 05113340 2-0 |
| Munich Office |
| Werner-Eckert-Strasse 9 |
| 81829 München |
| Tel: 0899210 03-0 |
| Stuttgart Office |
| Industriestrasse 3 |
| 70565 Stuttgart |
| Tel: 0711 99 01 0-0 |
| United Kingdom Branch |
| Cygnus House, Sunrise Parkway |
| Linford Wood, Milton Keynes |
| MK14 6NP, U.K. |
| Tel: 01908 -691-133 |
| Succursale Française |
| 9, rue Paul Dautier, B.P. 52180 |
| 78142 Velizy-Villacoublay Cédex |
| France |
| Tel: $01-3067-5800$ |
| Sucursal en España |
| Juan Esplandiu, 15 |
| 28007 Madrid, Spain |
| Tel: 091-504-2787 |
| Tyskland Filial |
| Täby Centrum |
| Entrance S (7th floor) |
| 18322 Täby, Sweden |
| Tel: 08 638 72 00 |
| Filiale Italiana |
| Via Fabio Filzi, 25/A |
| 20124 Milano, Italy |
| Tel: 02-667541 |
| Branch The Netherlands |
| Limburglaan 5 |
| 5616 HR Eindhoven |
| The Netherlands |
| Tel: 040 265 40 10 |
|  |

## [Asia \& Oceania]

NEC Electronics (China) Co., Ltd
7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian
District, Beijing 100083, P.R.China
TEL: 010-8235-1155
http://www.cn.necel.com/

## NEC Electronics Shanghai Ltd.

Room 2509-2510, Bank of China Tower,
200 Yincheng Road Central,
Pudong New Area, Shanghai P.R. China P.C:200120
Tel: 021-5888-5400
http://www.cn.necel.com/
NEC Electronics Hong Kong Ltd.
12/F., Cityplaza 4,
12 Taikoo Wan Road, Hong Kong
Tel: 2886-9318
http://www.hk.necel.com/

## Seoul Branch

11F., Samik Lavied'or Bldg., 720-2,
Yeoksam-Dong, Kangnam-Ku,
Seoul, 135-080, Korea
Tel: 02-558-3737

## NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road
Taipei, Taiwan, R. O. C.
Tel: 02-2719-2377
NEC Electronics Singapore Pte. Ltd.
238A Thomson Road,
\#12-08 Novena Square,
Singapore 307684
Tel: 6253-8311
http://www.sg.necel.com/

