





**FUNCTIONAL BLOCK DIAGRAMS**



SWITCHES SHOWN FOR A LOGIC "1" INPUT

# ADG451/ADG452/ADG453–SPECIFICATIONS<sup>1</sup>

Dual Supply ( $V_{DD} = +15\text{ V}$ ,  $V_{SS} = -15\text{ V}$ ,  $V_L = +5\text{ V}$ ,  $GND = 0\text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)

Parameter	B Version		Units	Test Conditions/Comments
	+25°C	$T_{MIN}$ to $T_{MAX}$		
<b>ANALOG SWITCH</b>				
Analogue Signal Range		$V_{SS}$ to $V_{DD}$	V	
On-Resistance ( $R_{ON}$ )	4.0		$\Omega$ typ	$V_D = -10\text{ V}$ to $+10\text{ V}$ , $I_S = -10\text{ mA}$
	5	7	$\Omega$ max	
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1		$\Omega$ typ	$V_D = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$
	0.5	0.5	$\Omega$ max	
On-Resistance Flatness ( $R_{FLAT(ON)}$ )	0.2		$\Omega$ typ	$V_D = -5\text{ V}$ , $0\text{ V}$ , $+5\text{ V}$ , $I_S = -10\text{ mA}$
	0.5	0.5	$\Omega$ max	
<b>LEAKAGE CURRENTS<sup>2</sup></b>				
Source OFF Leakage $I_S$ (OFF)	$\pm 0.02$		nA typ	$V_D = \pm 10\text{ V}$ , $V_S = \pm 10\text{ V}$ ; Test Circuit 2
	$\pm 0.5$	$\pm 2.5$	nA max	
Drain OFF Leakage $I_D$ (OFF)	$\pm 0.02$		nA typ	$V_D = \pm 10\text{ V}$ , $V_S = \pm 10\text{ V}$ ; Test Circuit 2
	$\pm 0.5$	$\pm 2.5$	nA max	
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.04$		nA typ	$V_D = V_S = \pm 10\text{ V}$ ; Test Circuit 3
	$\pm 1$	$\pm 5$	nA max	
<b>DIGITAL INPUTS</b>				
Input High Voltage, $V_{INH}$		2.4	V min	
Input Low Voltage, $V_{INL}$		0.8	V max	
Input Current $I_{INL}$ or $I_{INH}$	0.005		$\mu\text{A}$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$ , All Others = 2.4 V or 0.8 V Respectively
		$\pm 0.5$	$\mu\text{A}$ max	
<b>DYNAMIC CHARACTERISTICS<sup>3</sup></b>				
$t_{ON}$	70		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$ ; $V_S = \pm 10\text{ V}$ ; Test Circuit 4
	180	220	ns max	
$t_{OFF}$	60		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$ ; $V_S = \pm 10\text{ V}$ ; Test Circuit 4
	140	180	ns max	
Break-Before-Make Time Delay, $t_D$ (ADG453 Only)	15		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$ ; $V_{S1} = V_{S2} = +10\text{ V}$ ; Test Circuit 5
	5	5	ns min	
Charge Injection	20		pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1.0\text{ nF}$ ; Test Circuit 6
	30		pC max	
OFF Isolation	65		dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; Test Circuit 7
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; Test Circuit 8
$C_S$ (OFF)	15		pF typ	$f = 1\text{ MHz}$
$C_D$ (OFF)	15		pF typ	$f = 1\text{ MHz}$
$C_D$ , $C_S$ (ON)	100		pF typ	$f = 1\text{ MHz}$
<b>POWER REQUIREMENTS</b>				
$I_{DD}$	0.0001		$\mu\text{A}$ typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$ Digital Inputs = 0 V or 5 V
	0.5	5	$\mu\text{A}$ max	
$I_{SS}$	0.0001		$\mu\text{A}$ typ	
	0.5	5	$\mu\text{A}$ max	
$I_L$	0.0001		$\mu\text{A}$ typ	
	0.5	5	$\mu\text{A}$ max	
$I_{GND}$ <sup>3</sup>	0.0001		$\mu\text{A}$ typ	
	0.5	5	$\mu\text{A}$ max	

## NOTES

<sup>1</sup>Temperature range is as follows: B Version:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

<sup>2</sup> $T_{MAX} = +70^\circ\text{C}$ .

<sup>3</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

**Single Supply** ( $V_{DD} = +12\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $V_L = +5\text{ V}$ ,  $GND = 0\text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)

Parameter	B Version		Units	Test Conditions/Comments
	+25°C	$T_{MIN}$ to $T_{MAX}$		
<b>ANALOG SWITCH</b>				
Analog Signal Range		0 V to $V_{DD}$	V	
On-Resistance ( $R_{ON}$ )	6		$\Omega$ typ	$V_D = 0\text{ V to }10\text{ V}$ , $I_S = -10\text{ mA}$
	8	10	$\Omega$ max	
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1		$\Omega$ typ	$V_D = 10\text{ V}$ , $I_S = -10\text{ mA}$
	0.5	0.5	$\Omega$ max	
On-Resistance Flatness ( $R_{FLAT(ON)}$ )	1.0	1.0	$\Omega$ typ	$V_D = 0\text{ V}$ , $+5\text{ V}$ , $I_S = -10\text{ mA}$
<b>LEAKAGE CURRENTS<sup>2, 3</sup></b>				
Source OFF Leakage $I_S$ (OFF)	$\pm 0.02$		nA typ	$V_D = 0\text{ V}$ , $10\text{ V}$ , $V_S = 0\text{ V}$ , $10\text{ V}$ ; Test Circuit 2
	$\pm 0.5$	$\pm 2.5$	nA max	
Drain OFF Leakage $I_D$ (OFF)	$\pm 0.02$		nA typ	$V_D = 0\text{ V}$ , $10\text{ V}$ , $V_S = 0\text{ V}$ , $10\text{ V}$ ; Test Circuit 2
	$\pm 0.5$	$\pm 2.5$	nA max	
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.04$		nA typ	$V_D = V_S = 0\text{ V}$ , $10\text{ V}$ ; Test Circuit 3
	$\pm 1$	$\pm 5$	nA max	
<b>DIGITAL INPUTS</b>				
Input High Voltage, $V_{INH}$		2.4	V min	
Input Low Voltage, $V_{INL}$		0.8	V max	
Input Current $I_{INL}$ or $I_{INH}$	0.005		$\mu\text{A}$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.5$	$\mu\text{A}$ max	
<b>DYNAMIC CHARACTERISTICS<sup>4</sup></b>				
$t_{ON}$	100		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$ ; $V_S = +8\text{ V}$ ; Test Circuit 4
	220	260	ns max	
$t_{OFF}$	80		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$ ; $V_S = +8\text{ V}$ ; Test Circuit 4
	160	200	ns max	
Break-Before-Make Time Delay, $t_D$ (ADG453 Only)	15		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$ ; $V_{S1} = V_{S2} = +8\text{ V}$ ; Test Circuit 5
	10	10	ns min	
Charge Injection	10		pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1.0\text{ nF}$ ; Test Circuit 6
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; Test Circuit 8
$C_S$ (OFF)	15		pF typ	$f = 1\text{ MHz}$
$C_D$ (OFF)	15		pF typ	$f = 1\text{ MHz}$
$C_D$ , $C_S$ (ON)	100		pF typ	$f = 1\text{ MHz}$
<b>POWER REQUIREMENTS</b>				
$I_{DD}$	0.0001		$\mu\text{A}$ typ	$V_{DD} = +13.2\text{ V}$ Digital Inputs = 0 V or 5 V
	0.5	5	$\mu\text{A}$ max	
$I_L$	0.0001		$\mu\text{A}$ typ	
	0.5	5	$\mu\text{A}$ max	$V_L = +5.5\text{ V}$
$I_{GND}$ <sup>4</sup>	0.0001		$\mu\text{A}$ typ	
	0.5	5	$\mu\text{A}$ max	$V_L = +5.5\text{ V}$

## NOTES

<sup>1</sup>Temperature range is as follows: B Version:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .<sup>2</sup> $T_{MAX} = +70^\circ\text{C}$ .<sup>3</sup>Tested with dual supplies.<sup>4</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# ADG451/ADG452/ADG453—SPECIFICATIONS<sup>1</sup>

## Dual Supply

Parameter	B Version		Units	Test Conditions/Comments
	+25°C	T <sub>MIN</sub> to T <sub>MAX</sub>		
<b>ANALOG SWITCH</b>				
Analog Signal Range		V <sub>SS</sub> to V <sub>DD</sub>	V	
On-Resistance (R <sub>ON</sub> )	7		Ω typ	V <sub>D</sub> = -3.5 V to +3.5 V, I <sub>S</sub> = -10 mA
	12	15	Ω max	
On-Resistance Match Between Channels (ΔR <sub>ON</sub> )	0.3		Ω typ	V <sub>D</sub> = 3.5 V, I <sub>S</sub> = -10 mA
	0.5	0.5	Ω max	
<b>LEAKAGE CURRENTS<sup>2, 3</sup></b>				
Source OFF Leakage I <sub>S</sub> (OFF)	±0.02		nA typ	V <sub>D</sub> = ±4.5, V <sub>S</sub> = ±4.5;
	±0.5	±2.5	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.02		nA typ	V <sub>D</sub> = 0 V, 5 V, V <sub>S</sub> = 0 V, 5 V;
	±0.5	±2.5	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.04		nA typ	V <sub>D</sub> = V <sub>S</sub> = 0 V, 5 V;
	±1	±5	nA max	Test Circuit 3
<b>DIGITAL INPUTS</b>				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
		±0.5	μA max	
<b>DYNAMIC CHARACTERISTICS<sup>4</sup></b>				
t <sub>ON</sub>	160		ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF;
	220	300	ns max	V <sub>S</sub> = 3 V; Test Circuit 4
t <sub>OFF</sub>	60		ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF;
	140	180	ns max	V <sub>S</sub> = 3 V; Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub> (ADG453 Only)	50		ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF;
	5	5	ns min	V <sub>S1</sub> = V <sub>S2</sub> = 3 V;
				Test Circuit 5
Charge Injection	10		pC typ	V <sub>S</sub> = 0 V, R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1.0 nF;
				Test Circuit 6
OFF Isolation	65		dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz;
				Test Circuit 7
Channel-to-Channel Crosstalk	-76		dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz;
				Test Circuit 8
C <sub>S</sub> (OFF)	15		pF typ	f = 1 MHz
C <sub>D</sub> (OFF)	15		pF typ	f = 1 MHz
C <sub>D</sub> , C <sub>S</sub> (ON)	100		pF typ	f = 1 MHz
<b>POWER REQUIREMENTS</b>				
				V <sub>DD</sub> = +5.5 V
				Digital Inputs = 0 V or 5 V
I <sub>DD</sub>	0.0001		μA typ	
	0.5	5	μA max	
I <sub>SS</sub>	0.0001		μA typ	
	0.5	5	μA max	
I <sub>L</sub>	0.0001		μA typ	
	0.5	5	μA max	V <sub>L</sub> = +5.5 V
I <sub>GND</sub> <sup>4</sup>	0.0001		μA typ	
	0.5	5	μA max	V <sub>L</sub> = +5.5 V

### NOTES

<sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C.

<sup>2</sup>T<sub>MAX</sub> = +70°C.

<sup>3</sup>Tested with dual supplies.

<sup>4</sup>Guaranteed by design, not subject to production test.

Nc0.0 Vm(D)

**ORDERING GUIDE**

---

## TERMINOLOGY

$V_{DD}$	Most positive power supply potential.	$V_D (V_S)$	Analog voltage on terminals D, S.
$V_{SS}$	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to GND.	$C_S (OFF)$	“OFF” switch source capacitance.
$V_L$	Logic power supply (+5 V).	$C_D (OFF)$	“OFF” switch drain capacitance.
GND	Ground (0 V) reference.	$C_D, C_S (ON)$	“ON” switch capacitance.
S	Source terminal. May be an input or output.	$t_{ON}$	Delay between applying the digital control input and the output switching on. See Test Circuit 4.
D	Drain terminal. May be an input or output.	$t_{OFF}$	Delay between applying the digital control input and the output switching off.
IN	Logic control input.	$t_D$	“OFF” time or “ON” time measured between the 90% points of both switches, when switching from one address state to another. See Test Circuit 5.
$R_{ON}$	Ohmic resistance between D and S.	Crosstalk	A measure of unwanted signal coupled through from one channel to another as a result of parasitic capacitance.
$\Delta R_{ON}$	On resistance match between any two channels i.e., $R_{ONmax} - R_{ONmin}$ .	Off Isolation	A measure of unwanted signal coupling through an “OFF” switch.
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.	Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
$I_S (OFF)$	Source leakage current with the switch “OFF.”		
$I_D (OFF)$	Drain leakage current with the switch “OFF.”		
$I_D, I_S (ON)$	Channel leakage current with the switch “ON.”		




Figure 1. On Resistance as a Function of  $V_D (V_S)$  for Various Dual Supplies




Figure 2. On Resistance as a Function of  $V_D (V_S)$  for Different Temperatures with Dual Supplies

# Typical Performance Characteristics—ADG451/ADG452/ADG453




Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Various Single Supplies




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures with Single Supplies




Figure 4. Leakage Currents as a Function of Temperature




Figure 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




Figure 5. Supply Current vs. Input Switching Frequency




Figure 8. Off Isolation vs. Frequency

# ADG451/ADG452/ADG453




Figure 9. Crosstalk vs. Frequency




Figure 10. Frequency Response with Switch On

## APPLICATION

Figure 11 illustrates a precise, fast, sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an AD711. During the track mode, SW1 is closed and the output  $V_{OUT}$  follows the input signal  $V_{IN}$ . In the hold mode, SW1 is opened and the signal is held by the hold capacitor  $C_H$ .





Figure 11. Fast, Accurate Sample-and-Hold Circuit

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG451/ADG452/ADG453 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically  $30 \mu\text{V}/\mu\text{s}$ .


A second switch, SW2, that operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp AD711, which will minimize charge injection effects. Pedestal error is also reduced by the compensation network  $R_C$  and  $C_C$ . This compensation network reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the  $\pm 10 \text{ V}$  input range. Both the acquisition and settling times are 850 ns.




Test Circuits




Test Circuit 1. On Resistance





Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay




# ADG451/ADG452/ADG453



Test Circuit 6. Charge Injection



Test Circuit 7. Off Isolation




Test Circuit 8. Channel-to-Channel Crosstalk

CHANNEL-TO-CHANNEL  
CROSSTALK =  $20 \times \text{LOG} |V_S/V_{OUT}|$

**OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

**16-Lead Plastic DIP  
(N-16)**



**16-Lead SOIC  
(R-16A)**

