# SP723 Series 5pF 8kV Rail Clamp Array









#### **Pinout**

SP723 (PDIP, SOIC) TOP VIEW



#### **Functional Block Diagram**



#### **Description**

The SP723 is an array of SCR/Diode bipolar structures for ESD and over-voltage protection of sensitive input circuits. The SP723 has 2 protection SCR/Diode device structures per input. There are a total of 6 available inputs that can be used to protect up to 6 external signal or bus lines. Over-voltage protection is from the IN (Pins 1 - 3 and Pins 5 - 7) to V+ or V-.

The SCR structures are designed for fast triggering at a threshold of one +V $_{\rm BE}$  diode threshold above V+ (Pin 8) or a -V $_{\rm BE}$  diode threshold below V- (Pin 4). From an IN input, a clamp to V+ is activated if a transient pulse causes the input to be increased to a voltage level greater than one V $_{\rm BE}$  above V+. A similar clamp to V- is activated if a negative pulse, one V $_{\rm BE}$  less than V-, is applied to an IN input.

Refer to Fig 1 and Table 1 for further details. Refer to Application Note AN9304 and AN9612 for further detail.

#### **Features**

ESD Interface per HBM Standards
- IEC 61000-4-2, Direct Discharge 8kV (Level 4)
- IEC 61000-4-2, Air Discharge15kV (Level 4)
- MIL-STD-3015.725kV
Peak Current Capability
- IEC 61000-4-5 8/20µs Peak Pulse Current±7A
- Single Transient Pulse, 100s Pulse Width ±4A
<ul> <li>Designed to Provide Over-Voltage Protection</li> </ul>
- Single-Ended Voltage Range to+30V
- Differential Voltage Range to ±15V
• Fast Switching
• Low Input Leakages2nA at 25°C Typical
• Low Input Capacitance5pF Typical
<ul> <li>An Array of 6 SCR/Diode Pairs</li> </ul>

• Operating Temperature Range.....-40°C to 105°C

#### **Applications**

- Microprocessor/Logic Input Protection
- Data Bus Protection
- Analog Device Input Protection
- Voltage Clamp

Life Support Note:

#### Not Intended for Use in Life Support or Life Saving Applications

The products shown herein are not designed for use in life sustaining or life saving applications unless otherwise expressly indicated.

# TVS Diode Arrays (SPA™ Family of Products)

**Thermal Information** 

General Purpose ESD Protection - SP723 Series

# **Absolute Maximum Ratings**

Parameter	Rating	Units
Continuous Supply Voltage, (V+) - (V-)	+35	V
Forward Peak Current, I <sub>IN</sub> to V <sub>CC</sub> , I <sub>IN</sub> to GND (Refer to Figure 5)	±4, 100μs	А
Peak Pulse Current, 8/20µs	±7	А

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Note

ESD Ratings and Capability (Figure 1, Table 1) Load Dump and Reverse Battery (Note 2)

Parameter	Rating	Units			
Thermal Resistance (Typical, Note 1)	$\theta_{JA}$	°C/W			
PDIP Package	160	°C/W			
SOIC Package	170	°C/W			
Storage Temperature Range	-65 to 150	°C			
Maximum Junction Temperature (Plastic Package)	150	°C			
Lead Temperature (Soldering 20-40s) (SOIC Lead Tips Only) 260 °C					


# Electrical Characteristics $T_A = -40^{\circ}\text{C}$ to $105^{\circ}\text{C}$ , $V_{IN} = 0.5V_{CC}$ , Unless Otherwise Specified

^						
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Operating Voltage Range, V <sub>SUPPLY</sub> =[(V+)-(V-)]	V <sub>SUPPLY</sub>		-	2 to 30	-	V
Forward Voltage Drop						
IN to V-	V <sub>FWDL</sub>	I <sub>IN</sub> =2A(Peak Pulse)	-	2	-	V
IN to V+	V <sub>FWDH</sub>		-	2	-	V
Input Leakage Current	I <sub>IN</sub>		-20	5	20	nA
Quiescent Supply Current	L <sub>QUIESCENT</sub>		-	50	200	nA
Equivalent SCR ON Threshod		Note 3	-	1.1	-	V
Equivalent SCR ON Resistance		V <sub>FWD</sub> /I <sub>FWD</sub> ; Note 3	-	0.5	-	Ω
Input Capacitance	C <sub>IN</sub>		-	5	-	PF
Input Switching Speed	t <sub>on</sub>		-	2	-	ns

#### Notes:

# **Typical Application of the SP723**

(Application as an Input Clamp for Over-voltage, Greater than  $\rm 1V_{BE}$  Above V+ or less than -1V  $_{BE}$  below V-)



<sup>2.</sup> In automotive ans battery operated systems, the power supply lines should be externally protected for load dump and reverse battery. When the V+ and V- Pins are connected to the same supply voltage source as the device or control line under protection, acurrent limiting resistor should be connectied in series between the external supply and the SP723 supply pins to limit reverse battery current to within the rated maximum limits. Bypass capacitors of typically 0.01µF or larger from the V+ and V- Pins to ground are recommended.

<sup>3.</sup> Refer to the Figure 3 graph for determine peak current and dessipation under EOS conditions



## **ESD Capability**


ESD capability is dependent on the application and defined test standard. The evaluation results for various test standards and methods based on Figure 1 are shown in Table 1.

The SP723 has a Level 4 HBM capability when tested as a device to the IEC 61000-4-2 standard. Level 4 specifies a required capability greater than 8kV for direct discharge and greater than 15kV for air discharge.

For the "Modified" MIL-STD-3015.7 condition that is defined as an "in-circuit" method of ESD testing, the V+ and V- pins have a return path to ground and the SP723 ESD capability is typically greater than 25kV from 100pF through 1.5k $\Omega$ . By strict definition of MIL-STD-3015.7 using "pin-to-pin" device testing, the ESD voltage capability is greater than 10kV.

For the SP723 EIAJ IC121 Machine Model (MM) standard, the ESD capability is typically greater than 2kV from 200pF with no series resistance.

Figure 1: Electrostatic Discharge Test



**Table 1: ESD Test Conditions** 

Standard	Type/Mode	$R_{_{D}}$	C <sub>D</sub>	$\pm V_{_{\mathrm{D}}}$
IEC 1000-4-2 (Level 4)	HBM, Air Discharge	330 Ω	150pF	15kV
(Level 4)	HBM, Direct Discharge 330 Ω		150pF	8kV
MIL-	Modified HBM	1.5k Ω	100pF	25kV
STD-3015.7	Standard HBM	1.5k Ω	100pF	10kV
EIAJ IC121	EIAJ IC121 Machine Model		200pF	2kV
EIAJ IC121	Machine Model	0kΩ	200pF	1kV

Figure 2: Low Current SCR Forward Voltage Drop Curve





Figure 3: High Current SCR Forward Voltage Drop Curve



General Purpose ESD Protection - SP723 Series

# **Peak Transient Current Capability of the SP723**

The peak transient current capability rises sharply as the width of the current pulse narrows. Destructive testing was done to fully evaluate the SP723's ability to withstand a wide range of peak current pulses vs time. The circuit used to generate current pulses is shown in Figure 4.

The test circuit of Figure 4 is shown with a positive pulse input. For a negative pulse input, the (-) current pulse input goes to an SP723 'IN' input pin and the (+) current pulse input goes to the SP723 V- pin. The V+ to V- supply of the SP723 must be allowed to float. (i.e., It is not tied to the ground reference of the current pulse generator.) Figure 5 shows the point of overstress as defined by increased leakage in excess of the data sheet published limits.

The maximum peak input current capability is dependent on the ambient temperature, improving as the temperature is reduced. Peak current curves are shown for ambient temperatures of 25°C and 105°C and a 15V power supply condition. The safe operating range of the transient peak current should be limited to no more than 75% of the measured overstress level for any given pulse width as shown in the curves of Figure 5.

Note that adjacent input pins of the SP723 may be paralleled to improve current (and ESD) capability. The sustained peak current capability is increased to nearly twice that of a single pin.

Figure 4: Typical SP723 Peak Current Test Circuit with a Variable Pulse Width Input





Figure 5: SP723 Typical Single Peak Current Pulse Capability


Showing the Measured Point of Overstress in Amperes vs pulse width time in milliseconds






## **Soldering Parameters**

Reflow Co	ndition	Pb – Free assembly	
	-Temperature Min (T <sub>s(min)</sub> )	150°C	
Pre Heat	-Temperature Max (T <sub>s(max)</sub> )	200°C	
	-Time (min to max) (t <sub>s</sub> )	60 – 180 secs	
Average ra	amp up rate (Liquidus) Temp k	5°C/second max	
T <sub>S(max)</sub> to T <sub>L</sub> - Ramp-up Rate		5°C/second max	
Reflow	-Temperature (T <sub>L</sub> ) (Liquidus)	217°C	
hellow	-Temperature (t <sub>L</sub> )	60 – 150 seconds	
PeakTemp	erature (T <sub>P</sub> )	260 <sup>+0/-5</sup> °C	
Time within 5°C of actual peak Temperature (t,)		20 – 40 seconds	
Ramp-dov	vn Rate	5°C/second max	
Time 25°C	to peakTemperature (T <sub>P</sub> )	8 minutes Max.	
Do not exc	ceed	260°C	



# Package Dimensions — Dual-In-Line Plastic Packages (PDIP)




#### Notes:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads unconstrained to be perpendicular to datum C.
- 7.  $\overline{e}_{\rm g}$  and  $e_{\rm c}$  are measured at the lead tips with the leads uncon-strained.  $e_{\rm c}$  must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

Package	PDIP					
Pins		8				
JEDEC	E8	3.3 (JEDEC	MS-001-BA	A Issue D)		
	Millimeters Inches			Notes		
	Min	Max	Min	Max	Notes	
Α	-	5.33	-	0.210	4	
A1	0.39	-	0.015	-	4	
A2	2.93	4.95	0.115	0.195	-	
В	0.356	0.558	0.014	0.022	-	
B1	1.15	1.77	0.045	0.070	8, 10	
С	0.204	0.355	0.008	0.014	-	
D	9.01	10.16	0.355	0.400	5	
D1	0.13	-	0.005	-	5	
E	7.62	8.25	0.300	0.325	6	
E1	6.1	7.11	0.240	0.280	5	
е	2.54 BSC		0.100 BSC		-	
e <sub>A</sub>	7.62 BSC		0.300 BSC		6	
e <sub>B</sub>	-	10.92	-	0.430	7	
L	2.93	3.81	0.115	0.150	4	
N	8 8			9		

# Package Dimensions — Small Outline Plastic Packages (SOIC)




#### Notes:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Inter-lead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The eadl width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Package	SOIC					
Pins		8				
JEDEC	M8	3.15 (JEDE	C MS-012-A	A Issue C	)	
	Millim	eters	Inch	ies	Notes	
	Min	Max	Min	Max	Notes	
Α	1.35	1.75	0.0532	0.0688	-	
<b>A</b> 1	0.10	0.25	0.0040	0.0098	-	
В	0.33	0.51	0.013	0.020	9	
С	0.19	0.25	0.0075	0.0098	-	
D	4.80	5.00	0.1890	0.1968	3	
E	3.80	4.00	0.1497	0.1574	4	
е	1.27 E	BSC	0.050	BSC	-	
Н	5.80	6.20	0.2284	0.2440	-	
h	0.25	0.50	0.0099	0.0196	5	
L	0.40	1.27	0.016	0.050	6	
N	8		8	8		
μ	0°	8°	0°	8°	-	

#### **Part Numbering System**



#### **Product Characteristics**

Lead Plating	Matte Tin
Lead Material	Copper Alloy
Lead Coplanarity	0.004 inches (0.102mm)
Subsitute Material	Silicon
Body Material	Molded Epoxy
Flammability	UL94-V-0

# **Ordering Information**

Part Number	Temp. Range (°C)	Package	Environmental Informaton	Marking	Min. Order
SP723APP	-40 to 105	8 Ld PDIP	Lead-free	SP723AP(P) <sup>1</sup>	2000
SP723ABG	-40 to 105	8 Ld SOIC	Green	SP723A(B)G <sup>2</sup>	1960
SP723ABTG	-40 to 105	8 Ld SOIC Tape and Reel	Green	SP723A(B)G <sup>2</sup>	2500

# Notes:

- 1. SP723AP(P) means device marking either SP723AP or SP723APP.
- 2. SP723A(B)G means device marking either SP723AG or SP723ABG which are good for types SP723ABG and SP723ABTG.