

AFE5851 16-Channel Variable Gain Amplifier (VGA) with Octal High-Speed ADC

The AFE5851EVM is an evaluation tool designed for the ultrasound analog front-end (AFE) device AFE5851. In order to deserialize the outputs of AFE5851, an ADSDer-50EVM or TSW1250EVM is needed during the evaluation.

Contents

1	Introduction	2
	1.1 AFE5851EVM Kit Contents	4
	1.2 Features	4
	1.3 Power Supplies	4
	1.4 Indicators	5
2	Board Configuration	6
	2.1 Board Connections Overview	7
	2.2 I/O and Power Connectors	8
	2.3 Jumpers and Setup	8
	2.4 Test Points	9
3	Board Operation	9
	3.1 Software Installation and Operation	9
	3.2 USB Driver Installation	10
	3.3 GUI Startup	12
	3.4 Hardware Setup	15
	3.5 Clock Selection	16
	3.6 Data Analysis	16
4	Schematics, Layout and Bill of Materials	17
	4.1 Schematics	17
	4.2 PCB Layout	23
	4.3 Bill of Materials	32
5	Typical Performance	34
Appendix A	TSW1250 for Evaluating AFE5851	37
Appendix B	TSW1100 for Evaluating AFE5851	51

List of Figures

1	AFE5851 Block Diagram	3
2	Block Diagram of Test Setup	4
3	AFE5851EVM LED Locations	5
4	AFE5851EVM Top and Bottom Views	7
5	Locations of Jumpers, Headers and Switches on the AFE5851EVM	8
6	Default Setup for Jumpers	9
7	AFE5851EVM USB SPI Interface for General Registers	12
8	AFE5851EVM USB SPI Fixed Gain Mode	13
9	AFE5851EVM USB SPI Interface for Variable Gain Mode	14
10	Typical AFE5851 Bench Setup	15
11	Clock selection jumper configurations: (a) Transformer (default); (b) Single-ended clock; (c) Future CLK input option based on U1. Both (b) and (c) configurations need some modifications on the PCB.	16

12	Schematic Page 1	17
13	Schematic Page 2	18
14	Schematic Page 3	19
15	Schematic Page 4	20
16	Schematic Page 5	21
17	Schematic Page 6	22
18	Top Layer – Signal	24
19	Inner Layer 1 – Ground	25
20	Inner Layer 2 – Signal	26
21	Inner Layer 3 – Power	27
22	Inner Layer 4 – Ground	28
23	Bottom Layer – Signal	29
24	Top Silk Screen Layer	30
25	Bottom Silk Screen Layer	31
26	Typical Performance of AFE5851 — (a) Fixed Gain Mode; (b) Variable Gain Mode	35
27	Connection Between TSW1250EVM and AFE5851	37
28	Connecting the Instruments	38
29	AFE5851 EVM GUI –Run Mode	39
30	AFE5851 EVM GUI – START Button	40
31	AFE5851 EVM GUI – Variable Gain	41
32	AFE5851 EVM GUI – Setting Fixed Gain	42
33	User Interface: Initial Setup Screen	43
34	User Interface: Step-by-Step Setup	44
35	User Interface: Frequency Load Value to Signal Generator	45
36	User Interface: Final Setup Screen	46
37	User Interface: Single FFT Format	47
38	User Interface: Time Domain Format	48
39	Plot of Saved Sample Data	49
40	TSW1100 Interface	53
41	Analysis of Non-Coherent Sampled data. (a) No window applied; (b) Hanning window applied.	54

List of Tables

1	Channel to Channel Matching Between the AFE5851EVM and ADSDeSER-50EVM	15
---	---	----

1 Introduction

The AFE5851 includes an 16-channel Voltage-Controlled-Amplifier (VCA) with digital control and an 8-channel 65MSPS analog-to-digital converter (ADC). The 16 analog input signals will be processed by the analog front-end circuit of AFE5851; the outputs of the analog front-end will then be digitalized by the ADC within the device. There are only eight ADCs within the AFE5851; therefore the odd and even channels are multiplexed into one LVDS output pair. The output of the ADC is streamed out in serial format. In order to process the sample data the Texas Instruments' TSW1250EVM is recommended. The TSW1250 includes a High-Speed LVDS Deserializer, Demultiplexer, and Analysis System which provide a comprehensive set of hardware and user interface software to effectively evaluate the performance of AFE5851.




Figure 1. AFE5851 Block Diagram




Figure 2. Block Diagram of Test Setup

1.1 AFE5851EVM Kit Contents

The AFE5851EVM kit contains the following:

- AFE5851 EVM board
- USB cable
- AFE/TSW Adapter Bd
- CD-ROM containing
 - AFE5851 EVM User's Guide (this document)
 - AFE5851 software installer
 - Other related documents

1.2 Features

- Characterize AFE5851
- Provide 8-channel low-voltage differential signal (LVDS) outputs from the ADC
- Compatible to the standard TI LVDS deserializer ADSDDeSer-50EVM or TSW1250EVM
- Communicate with PC through USB interface
- Power Management provides multiple power supplies for AFE5851 and other devices.

1.3 Power Supplies

The AFE5851EVM requires only +5V power supplies for operation.

1.4 Indicators

The AFE5851EVM has 4 LEDs on the board as shown in Figure 3. Their states demonstrate the normal operation of AFE5851EVM.

- **LED 1:** U1 status indicator. Its ON state indicates the clock management chip U1 works well if U1 is installed.
- **LED 2:** +3.3V power supply indicator. ON state indicates that the AFE5851 is powered correctly.
- **LED 3 and 4:** 1.8VD and 1.8VA power supply indicators. ON state indicates that the AFE5851 is powered correctly.




Figure 3. AFE5851EVM LED Locations

2 Board Configuration

This chapter describes the locations and functionalities of inputs, outputs, jumpers, test points of the AFE5851EVM in detail.

2.1 Board Connections Overview




Figure 4. AFE5851EVM Top and Bottom Views

2.2 I/O and Power Connectors

The positions and functions of the AFE5851EVM connectors are discussed in this section.

- Analog Inputs Ch1~Ch16 (J1~J16): Single-end analog signals.
- Low Jitter CLK Source Input (J18): This input accepts clocks with low jitter noise, such as HP8644 output. 20~65MHz 50% duty cycle clock with 1~2Vrms amplitude can be used. When J18 is used, make sure shunt P4,5,6 are removed.
- CLK output (J17): The output of either the U1 output or the on-board 40MHz oscillator output depending on jumper P4's connection.
- External CLK Input (J20): ADC Clock input, such as FPGA outputs. FPGA outputs must be processed by U1. Otherwise, the ADC of AFE5851 will not achieve satisfactory SNR performance.
- +5V PWR connector(P10): Power supply input
- USB input (P11): USB interface to control the AFE5851.
- LVDS Outputs Ch1~Ch8 (P13): Differential LVDS data outputs.

2.3 Jumpers and Setup

The board has been set to default mode. Detailed description can be found in [Figure 5](#) and [Figure 6](#).




Figure 5. Locations of Jumpers, Headers and Switches on the AFE5851EVM

- P1: SPI interface for U1.
- P2, P3: AFE5851 ADC clock input selection: transformer-based differential clock, single-ended LVCMOS clock, or future clock option (needs U1 to support). Default is to use transformer-based differential clock.
- P4: Select jitter-cleaned clock or non-jitter-cleaned clock. Default is to use non-jitter-cleaned clock (i.e., on-board 40MHz clock).
- P5: Use on-board 40MHz clock. Default is that on-board clock is used.
- P6: Power on on-board 40MHz clock generator. Default is on.

- P8: Debug port for monitoring ADS SPI signals.
- P9: USB interface enable. Default is on.
- Regulated power supply outputs (P12, P7): 1.8VA, 1.8VD, and 3.3V. P12 and P7 can be configured as power supply input as well if users would like to skip on board regulators. Remove the ferrite bead L1, L2, L3, L7 and L24,
- SW1: Reset switch for AFE5851.




Figure 6. Default Setup for Jumpers

2.4 Test Points

- Multiple Test Points are provided on the EVM. Refer to the [Schematics Section](#) for more information.

3 Board Operation

This chapter describes how to operate the AFE5851EVM for evaluation. Both software and hardware installation and operation are discussed.

3.1 Software Installation and Operation


The AFE5851EVM comes with a software install CD; run setup.exe to install the software.

3.2 USB Driver Installation

- Connect the USB port of EVM to your PC.
- If the driver has not been installed then the message “Window Found New Hardware” will appear. The Wizard as the following picture will launch.
- Select "No, not this time" from the options. Press Next button



- Select "Install from a list or specific location (Advanced)" as shown below and then click "Next".



- Select "Search for the best driver in these locations" and enter the file path for ("C:\Program Files\AFE5851\CDM2.04.06 WHQL Certified") in the combo-box or browse to it by clicking the browse button. Once the file path has been entered in the box, click next to proceed.
- If Windows XP is configured to warn when unsigned (non-WHQL certified) drivers are about to be installed, the following screen will be displayed unless installing a Microsoft WHQL certified Driver. Click on "Continue Anyway" to continue with the installation. If Windows XP is configured to ignore file signature warnings, no message will appear.



Different modes exist as shown in Figure 7 through Figure 9.

When AFE5851EVM is powered on, all registers have been set to their default modes. Refer to the data sheet for all default settings. It is recommended to restart the SPI software when AFE5851 is powered on in order to synchronize the AFE5851 register settings to the software displays.

Users also can fill out Address Bytes and Data Bytes and press *ENTER* to configure each register.

Initial measurements can be made after the EVM is powered and the fixed gain mode is selected.

The software also allows users to configure the AFE5851 as 8-channel mode or 16-channel mode. Corresponding LVDS deserializing algorithms are needed respectively.

3.3 GUI Startup

Launch GUI from XP Window

Start → All Programs\AFE5851EVM\AFE5851

Figure 7 through Figure 9 show several screen images of the different modes.




Figure 7. AFE5851EVM USB SPI Interface for General Registers




Figure 8. AFE5851EVM USB SPI Fixed Gain Mode




Figure 9. AFE5851EVM USB SPI Interface for Variable Gain Mode

When AFE5851EVM is powered on, all registers have been set to their default modes. Please refer to the datasheet for all default settings. It is recommended to restart the SPI software when AFE5851 is powered on in order to synchronize the AFE5851 register settings to the software displays.

Users also can fill out Address Bytes and Data Bytes and press "ENTER" to configure each register.

Typical Configuration

- From [Figure 7](#) press "Init for TSW1250" button.
- Select TAB "TGC Register" — [Figure 9](#) will appear.
- From [Figure 9](#) press "Variable" toggle button to enter fixed gain mode.
- From [Figure 8](#) enter 30 in the "Coarse Gain(dB)" field, then press "Write" button.

3.4 Hardware Setup

As mentioned before, Xilinx DeSerializer ADSDDeSER-50EVM or TSW1250EVM is required. See details in the corresponding application notes on how to use either of these EVMs. An example bench setup is shown in Figure 10. Band-pass filters are required for signal source in order to ensure the correct SNR measurements of the AFE5851.




Figure 10. Typical AFE5851 Bench Setup

The channel order of the AFE5851 outputs is not exactly the same as the order of the ADS527x outputs. As a result, the channel number on the ADSDDeSER-50EVM or AFE5851EVM might be misleading. Table 1 provides channel to channel sequence matching between the ADSDDeSER-50EVM and AFE5851EVM.

Table 1. Channel to Channel Matching Between the AFE5851EVM and ADSDDeSER-50EVM

(a) 16-CHANNEL MODE										
AFE	FCLK	CH1	CH3	CH5	CH7	CH9	CH11	CH13	CH15	LCLK
AFE	FCLK	CH2	CH4	CH6	CH8	CH10	CH12	CH14	CH16	LCLK
Xilinx	FCLK	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	LCLK
(b) 8-CHANNEL MODE										
AFE	FCLK	CH1	CH3	CH5	CH7	CH9	CH11	CH13	CH15	LCLK
Xilinx	FCLK	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	LCLK

For example, when an analog signal is input at CH1 on the AFE5851EVM, the corresponding 12-bit digital output will be seen at CH8 on the ADSDDeSER-50EVM when the AFE5851 is configured as 8-channel mode.

Current standard ADSDDeSER-50EVM can be used to deserialize the AFE5851 LVDS outputs when the AFE5851 is configured as 8-channel mode. ADSDDeSER-50EVM deserialization code for the 16-channel mode is available from the AFE5851EVM CD. Programming the ADSDDeSER-50EVM with a JTAG cable is necessary.

3.5 Clock Selection

AFE5851 is typically clocked through a transformer-based circuit. Other options are also available if needed as shown in [Figure 11](#).



Figure 11. Clock selection jumper configurations:
(a) Transformer (default); (b) Single-ended clock; (c) Future CLK input option based on U1.
Both (b) and (c) configurations need some modifications on the PCB.

The clock source of the EVM could be the on-board clock 40MHz, HP8644 low jitter clock source, or external clock source. The best performance of this EVM is achieved when low-jitter clock source HP8644 is used. The P4, P5, P6 should be removed in order to disable the on-board clock.

When HP8644 or similar clock sources are not available, the on-board 40MHz clock is also a desirable source. The jumpers P4, 5, 6 should be configured as [Figure 11](#) shows (i.e., default setup for AFE5851EVM). In this mode, the transform-based differential clock is used.

3.6 Data Analysis

Based on the data file acquired by a logic analyzer, the performance of AFE5851 can be evaluated.

Appendix A provides a solution that allows the user to test the performance of all 16 channels using the TSW1250 EVM to deserialize the AFE5851 outputs and process the FFT algorithms to produce the spectral analysis plots via the PC.

Appendix B provides an alternate solution (TI TSW1100 software) to analyze the data file captured by a logic analyzer. Coherent sampling is recommended but not limited to. Due to the frequency accuracy requirement of coherence sampling, two HP8644s for generating ADC clock and analog signal are required. For most users, this may not be feasible. Data analysis based on windowing is a more suitable approach.

When the AFE5851 is configured as an 8-channel device and standard ADSDer-50EVM is used, all samples are needed. However, when the AFE5851 is configured as a 16-channel device and non-standard ADSDer-50EVM code is used, even samples and odd samples are corresponding to CHx and CHx+1 respectively. Please refer to the AFE5851 data sheet for more information on LVDS timing.

4 Schematics, Layout and Bill of Materials

This chapter provides the schematics and layout of the AFE5851EVM as well as the bill of materials.

4.1 Schematics




Figure 12. Schematic Page 1




Figure 13. Schematic Page 2




Figure 14. Schematic Page 3

INPUT CHANNELS




Figure 15. Schematic Page 4






Figure 16. Schematic Page 5



DE-CAPS

Figure 17. Schematic Page 6

4.2 PCB Layout

A six-layer printed-circuit board is used:

- Top Layer, signal
- Inner Layer 1, ground
- Inner Layer 2, signal
- Inner Layer 3, power
- Inner Layer 4, ground
- Bottom Layer, signal
- Top Silk Screen Layer
- Bottom Silk Screen Layer




Figure 18. Top Layer – Signal




Figure 19. Inner Layer 1 – Ground




Figure 20. Inner Layer 2 – Signal




Figure 21. Inner Layer 3 – Power




Figure 22. Inner Layer 4 – Ground




Figure 23. Bottom Layer – Signal




Figure 24. Top Silk Screen Layer




Figure 25. Bottom Silk Screen Layer

4.3 Bill of Materials


ITEM	MFG	MFG PART#	REF DES	VALUE or FUNCTION
1	Kemet	C0402C104K8PAC	C1–C5, C8, C9, C12, C13, C16, C17, C19, C20, C24–C28, C31–C44, C46, C48–C53, C56–C80	Capacitor, SMT, 0402, Ceramic, 0.1µF, 10V, 10%, X5R
2	Murata	GRM155R60J225ME15D	C23	Capacitor, SMT, 0402, Ceramic, 2.2µF, 6.3V, 20%, X5R
3	Panasonic	ECJ-1VB0J475K	C29	Capacitor, SMT, 0603, Ceramic, 4.7µF, 6.3V, 10%, X5R
4	Panasonic	ECJ-1VB1A105K	C54, C55, C72	Capacitor, SMT, 0603, Ceramic, 1.0µF, 10V, 10%, X5R
5	Taiyo Yuden	JMK107BJ106MA-T	C21, C22	Capacitor, SMT, 0603, Ceramic, 10µF, 6.3V, 20%, X5R
6	Murata	GRM31CR60J476ME19B	C30	Capacitor, SMT, Ceramic, 1206, 47µF, 6.3V, 20%, X5R
7	AVX	TPSC106K025R0500	C81	10%, 25V, 10µF
8	AVX	TPSC226K016R0375	C6, C7, C10, C11, C14, C15, C18, C45, C47	10%, 16V, 22µF
9	Samtec	SMA-J-P-X-ST-EM1	J1, J3, J5, J6, J8, J9, J11, J12, J14, J16, J20	SMA Jack, Edge mount, 062PCB, Brass/Gold, Straight, 50 Ω
10	Samtec	SMA-J-P-H-ST-TH1	J2, J4, J7, J10, J13, J15, J17–J19	SMA Coax straight PCB Jack, SMT, 175TL, 50 Ω, Gold
11	Advanced Connectek	MNE20-5K5P10	P11	MINI-AB USB OTG Receptacle R/A SMT Type
12	Samtec	QTH-040-01-L-D-DP-A	P13	Connector, SMT, 80P, 0.5mm, FEM, DIFF Pair, Receptacle, 168H
13	Epson Toyocom	HF-372A	F1(Uninstalled)	(Customer Supply) Crystal filter miniature radio equipment/IF
14	TI	CDCE62005	U1(Uninstalled)	Jitter cleaner CDCE62005
15	Not Installed	PAD0201(UN)	EP2, EP3	(Uninstalled Part) Empty pad, SMT, 0201
16	Murata	BLM15BD102SN1D	L9–L20	Ferrite bead, SMT, 0402, 1kΩ, 200 mA
17	Murata	BLM18EG601SN1D	L8	Ferrite bead, SMT, 0603, 600 Ω at 100 MHz, 25%, 800 mA
18	Steward	HI0805R800R-00	L1–L7, L21, L22, L24–L26	Ferrite, SMT, 0805, 80 Ω at 100 MHz, 5 A
19	Steward	LI1206H151R-00	L23	Ferrite, SMT, 1206, 150 Ω at 100 MHz, 0.8 A
20	Molex	39357-0002	P10	Header, THRU, Power, 2P, 3.5MM, Eurostyle
21	Samtec	SSQ-104-02-F-D	P1	Header, THU, 8P, 2X4, 100LS, FEM, VERT, 194TL
22	Samtec	TSW-103-08-G-D	P2, P3	Header, THU, 6P, 2X3, male, dual row, 100LS, 200TL
23	Tyco Electronics	103321-2	P6, P9	Header w/shunt, 2P, 100LS
24	Molex	22-23-2021-P	P7	MALE, 2PIN, 0.100CC w/ friction lock
25	Mill-Max	350-10-103-00-006	P4, P5	Header, THU, MAL, 0.1LS, 3P, 1X3, 284H, 110TL
26	Molex	22-23-2041	P12	4P, VERT, Friction lock
27	Samtec	TSW-108-05-G-S	P8	Header, THU, 8P, 1X8, male, single row, 100LS, 130TL
28	TI	TPS79618DCQR	U5	Ultralow-noise HI PSRR Fast RF 1-A LDO Linear regulator, 1.8V
29	TI	TPS79633DCQR	U4	Ultralow-noise HI PSRR Fast RF 1-A LDO Linear regulator, 3.3V
30	TI	TPS79318DBV	U3 (UNINSTALLED)	1.8V, Ultralow-noise HI PSRR Fast RF 200 mA LDO Linear regulator
31	Future Technology Device Int.	FT245RL	U6	USB FIFO IC Incorporate FTDICHIP-ID Security dongle
32	Tyco Electronics	103321-2	EP5, EP6	Header W, 2P, 100LS
33	Panasonic	LNJ308G8PRA	LED1, LED4	LED, SMT, 0603, pure green, 2.03V

ITEM	MFG	MFG PART#	REF DES	VALUE or FUNCTION
34	Panasonic	LNJ808R8ERA	LED2, LED3	LED, SMT, 0603, orange, 1.8V
35	ECS	ECS-3953M-400-BN	U2	OSC, SMT, 3.3V, 50ppm, -40~85C, 5nS, 40.000 MHz
36	Vishay	CRCW0402000Z	R37, R38, R55, R56	0 Ω Jumper, SMT, 0402, thick film, 0 Ω, 1/16W, 5%
37	Vishay	CRCW04021002F100	R28, R29, R30	Resistor, SMT, 0402, 10K, 1/16W, 1%, 100ppm
38	Panasonic	ERJ-2GE0R00X	R8, R10–R12, R15, R19, R20, R32, R34, R57, R58	Resistor/jumper, SMT, 0402, 0 Ω, 5%, 1/16W
39	Panasonic	ERJ-2GEJ0000(UN)	R5, R7, R9, R14, R17, R18	(UNINSTALLED PART)
40	Panasonic	ERJ-2GEJ131	R21, R22	Resistor, SMT, 0402, thick film, 5%, 1/16W, 130
41	Panasonic	ERJ-2GEJ49R9(UN)	R25, R26	(UNINSTALLED PART)
42	Panasonic	ERJ-2GEJ820	R23, R24	Resistor, SMT, 0402, thick film, 5%, 1/16W, 82
43	Panasonic	ERJ-2RKF1000X	R2, R3	Resistor, SMT, 0402, 100 Ω, 1%, 1/16W
44	Panasonic	ERJ-2RKF1001X	R4	Resistor, SMT, 0402, 1.00K, 1%, 1/16W
45	Panasonic	ERJ-2RKF3320X	R1, R6, R16	Resistor, SMT, 0402, 332 Ω, 1%, 1/16W
46	Panasonic	ERJ-2RKF49R9X	R27, R39, R40–R54	Resistor, SMT, 0805 49.9 Ω, 1%, 1/16W
47	Vishay	CRCW08051002F	R31, R35, R36	Resistor, SMT, 0805, thick film, 1%, 1/8W, 10.0K
48	Panasonic	ERJ-6RQF5R1V	R13	Resistor, SMT, 0805, 1%, 1/8W, 5.1 Ω
49	Panasonic	ERJ-1GE0R00C	EP1, EP4	Resistor, SMT, 0201, thick film, 0 Ω, 5%, 0 Ω Jumper, 1/20W
50	NONE	RES- SMT0402_UNINSTALLED	R33	RES 0402 UNINSTALLED
51	TI	AFE5851	DUT1	AFE5851 16-channel ultrasound analog front-end
52	ITT Industries	PTS635SK25SM	SW1	Switch, SMT, 2P, SPST-NO, 2.5mm Height, MOM, rectangular, 0.05A, 12V
53	Keystone Electronics	5005	TP1	Testpoint, THU, compact, 0.125LS, 130TL, red
54	Keystone Electronics	5006	TP2–TP6	Testpoint, THU, compact, 0.125LS, 130TL, black
55	Mini-Circuits	ADTT1-6T	T1	RF Transformer wideband, 0.03–125 MHz
56	Coilcraft	WB36-1SLB	T2 (NOT INSTALLED)	Transformer, SMT, 6P, wideband, 36:1, 0.100–45MHz
57	Coilcraft	WBC4-1TLB	T3 (NOT INSTALLED)	Transformer, SMT, 6P, 1:4, 0.250–750MHz
58	PEM	KFS2-M2.5	DUT1	Install first (Manually calculate the QTY)
59	AMP	531220-2	P6, P9	


5 Typical Performance

This chapter provides some typical performance of the AFE5851EVM to assist users to verify their setup.

A typical performance plot of the AFE5851 is shown in [Figure 26](#) with 30dB digital gain setting in the 8-CH mode.



(a)



(b)

Figure 26. Typical Performance of AFE5851 — (a) Fixed Gain Mode; (b) Variable Gain Mode

Appendix A TSW1250 for Evaluating AFE5851

A.1 Introduction

This application note goes through the steps of evaluating the AFE5851 using the TSW1250EVM.

Step 1: Hardware Setup




Figure 27. Connection Between TSW1250EVM and AFE5851




Figure 28. Connecting the Instruments

Step 2: Launch AFE5851 GUI

From PC click Start Menu → All Programs → Texas Instruments → AFE58X1EVM USB SPI → AFE58X1EVM USB SPI

The GUI may be running if the following screen appears.




Figure 29. AFE5851 EVM GUI –Run Mode

NOTE: In case the GUI is not running, press the START button of the GUI to run it.

COMMANDS to the AFE5851 GUI:

- Click "Init for TSW1250" to set proper condition to work with TSW1250EVM




Figure 30. AFE5851 EVM GUI – START Button

- Go to "TGC Register" Tab.
- Press "Variable" toggle button to change the mode to Fixed




Figure 31. AFE5851 EVM GUI – Variable Gain

- Type 30 and press "Write" button




Figure 32. AFE5851 EVM GUI – Setting Fixed Gain

- At this stage the AFE5851 is ready.

Step 3: Launch TSW1250 GUI

Graphics User Interface (GUI)

The TSW1250 provides a GUI for users to evaluate the performance of the device. When GUI is started, [Figure 33](#) appears. Note the areas of interest within the GUI screen:

1. Toolbar
2. Message Window
3. Device Specific Selections
4. Test Parameters
5. Central Pane and result data

Items 1, 3, and 4 are used to set up the test condition.

Items 2 and 5 are test results and status.

For details, refer to TSW1250 User's Guide included in the CD.




Figure 33. User Interface: Initial Setup Screen

Test Condition

Perform the steps shown on the following figure to set the test conditions.




Figure 34. User Interface: Step-by-Step Setup

After completing the five steps, the following figure appears.




Figure 35. User Interface: Frequency Load Value to Signal Generator

1. Note the "ADC Input Frequency (F_c)" and set the frequency of the signal generator to this frequency.
2. Set Amplitude of the signal generator to -18 to -20 dBm (Input amplitude should be between -1 dBFS to -3 dBFS)
3. Set the Frequency of the Clock Generator to 40 MHz.
4. Set the Amplitude of the Clock Generator to 13 dBm
5. Adjust the GUI:
 - Set ADC Sampling Frequency to 20 MHz. The ADC Input Frequency will be recalculated to a new number by the GUI; use this number (but leave the frequency from the generator set at the previous value).




Figure 36. User Interface: Final Setup Screen

Now the user can select the test channel, select the test type by choosing the Single Tone Tab or Time Domain Tab, and start the test.

Single Tone FFT

The Single Tone FFT test is shown in Figure 37. The larger central pane displays the FFT power spectrum, whereas the calculated statistics are grouped into categories on the right of the screen. Settings and inputs relevant to the test are entered in drop-down menus or text input boxes on the left portion of the window.




Figure 37. User Interface: Single FFT Format

Time Domain

The Time Domain test is shown in Figure 38. The larger central pane displays the raw sampled data whereas the calculated statistics are grouped into categories on the right of the screen. Settings and inputs relevant to the test are entered in drop-down menus or text input boxes on the left portion of the window.




Figure 38. User Interface: Time Domain Format

EXCEL

The raw test sampled data can be saved to a file and processed by EXCEL or some other software.




Figure 39. Plot of Saved Sample Data

Appendix B TSW1100 for Evaluating AFE5851

B.1 Introduction

This appendix describes the use of TSW1100 software to analyze data files acquired by logic analyzers.

As mentioned before, coherent sampling is recommended when HP8644s are used. The calculation of coherent sampling rate and signal frequency can be found in the TSW1100 user manual at following website:

<http://focus.ti.com/docs/toolsw/folders/print/tsw1100.html>

Users can set the calculated frequencies for signal generators; acquire ADC data through a logic analyzer; and save the data as a txt file. Typical data file captured by logic analyzer should be modified to the following format (i.e., containing only one column):

1981
1615
1292
1046
895
852
927
1113
1394
1737
2110
2477
2798
3044
3196
3237
3162
2978
.
.
.
.

The AFE5851 performance analysis can be done as follows:

- First of all, some header information should be added to the modified logic analyzer data file as per the following. Example files were included in the TSW1100 software package. Time, sampling rate, frequency, and 2s complement should be modified based on your setup. An example data file is listed below.
- When the AFE5851 is configured as a 16-channel device, users need to reorganize the samples from the ADSDeSer-50EVM. Even samples and odd samples belong to CHx and CHx+1 respectively. In addition, the sampling frequency of each channel is reduced by a factor of 2.

TSW1000

2/12/2007 12:38

Bits =12

Sampling Rate =40000000.000

Frequency in =1998291.0156

2s complement =No

Data Format =Decimal

Raw Captured Data:

1981

1615

1292

1046

895

852

927

1113

1394

1737

2110

2477

2798

3044

3196

3237

3162

2978

2702

2358

- The TI chip should be selected as TSW1000 in the interface shown in Figure 40.





Figure 40. TSW1100 Interface


- Finally, users should click *Acquire Data* button, select the txt file with header information, and see the analysis results.
- The 2s complement setting can be changed in the software based on your setting.

TSW1100 also supports to analyze non-coherent sampled data. However some artifacts may be noticed during analysis. Appropriate FFT window must be applied to the data.

Users could follow the steps previously described to get the non-windowed analysis results first as shown in Figure 41(a). After appropriate FFT window is applied, the correct analysis results is shown in Figure 41(b). Note that some DC artifact is noticed in (b).



(a)



(b)

**Figure 41. Analysis of Non-Coherent Sampled data.
(a) No window applied; (b) Hanning window applied.**

EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. **THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.**

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive.**

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.**

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the supply voltage range of +2.7 V to +5.5 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85°C. The EVM is designed to operate properly with certain components above 85°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009-2011, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video
Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated