
BDX33

Darlington Transistor




High Voltage Switching



Features:

- Collector-Emitter Sustaining Voltage V_{CEO(sus)} = 100 V (Minimum)
 Monolithic construction with built-in base-emitter shunt resistor

TO-220



- Pin 1. Base
 - 2. Collector
 - 3. Emitter
 - 4. Collector (Case)

Dimensions	Minimum	Maximum
А	14.68	15.31
В	9.78	10.42
С	5.01	6.52
D	13.06	14.62
E	3.57	4.07
F	2.42	3.66
G	1.12	1.36
Н	0.72	0.96
I	4.22	4.98
J	1.14	1.38
K	2.2	2.97
L	0.33	0.55
M	2.48	2.98
0	3.7	3.9

Dimensions: Millimetres

NPN BDX33C

10 Amperes **Complementary Silicon Power Transistors** 80 - 100 Volts 70 Watts

Maximum Ratings

Characteristic	Symbol	BDX33C	Unit
Collector - emitter voltage	V_{CEO}	100	V
Collector - base voltage	V_{CBO}	100	
Emitter - base voltage	V _{EBO}	5	
Collector current - continuous - peak	I _С I _{СМ}	10 15	А
Base current	I _B	0.25	
Total power dissipation at T _C = 25°C derate above 25°C	P_{D}	70 0.56	W W/°C
Operating and storage junction temperature range	T _J , T _{STG}	-65 to +150	°C

Thermal Characteristics

Parameters	Symbol	Maximum	Unit
Thermal resistance junction to case	Rθjc	1.78	°C/W

www.element14.com www.farnell.com www.newark.com




BDX33

Darlington Transistor



Figure - 1 Power Derating




Electrical Characteristics (T_C = 25°C Unless Otherwise Noted)

Parameters	Symbol	Minimum	Maximum	Unit
OFF Characteristics				
Collector - emitter sustaining voltage (1) $(I_C = 100 \text{ mA}, I_B = 0)$	V _{CEO (SUS)}	100	-	V
Collector cut off current (V _{CE} = 50 V, I _B = 0)	I _{CES}	-	0.5	mA
Collector - base cut off current $(V_{CB} = Rated V_{CB}, I_E = 0)$	I _{CBO}	-	200	μΑ
Emitter - base cut off current $(V_{EB} = 5 \text{ V}, I_{C} = 0)$	I _{EBO}	-	10	mA
ON Characteristics (1)				
DC current gain (I _C = 3 A, V _{CE} = 3 V)	h _{FE}	750	-	-
Collector - emitter saturation voltage $(I_C = 3 \text{ A}, I_B = 6 \text{ mA})$	V _{CE (sat)}	-	2.5	V
Base - emitter on voltage (I _C = 3 A, V _{CE} = 3 V)	V _{BE (on)}	-	2.5	V

(1) Pulse Test : Pulse width \leq 300 µs, duty cycle \leq 2%

Figure - 2 Safe Operating Area



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown safe operating area curves indicate $I_{C^{-}}V_{CE}$ limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate

The data of Figure - 2 is based on $T_{J\,(PK)}$ = 150°C; TC is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J\,(PK)}$ < 150°C. At high case temperatures, thermal limitation will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Part Number Table

Description	Туре	Part Number
Darlington Transistor	NPN	BDX33C

Important Notice: This data sheet and its contents (the "Information") belong to the members of the Premier Farnell group of companies (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2011.



