

20A Analog Micro DLynx™: Non-Isolated DC-DC Power Modules

3Vdc –14.4Vdc input; 0.6Vdc to 5.5Vdc output; 20A Output Current


TUNABLE
LOOP™
A LINEAGE POWER TRADEMARK



RoHS Compliant

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



Description

The 20A Analog Micro DLynx™ power modules are non-isolated dc-dc converters that can deliver up to 20A of output current. These modules operate over a wide range of input voltage ($V_{IN} = 3\text{Vdc} - 14.4\text{Vdc}$) and provide a precisely regulated output voltage from 0.6Vdc to 5.5Vdc, programmable via an external resistor. Features include remote On/Off, adjustable output voltage, over current and over temperature protection. The Tunable Loop™ feature allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

Features

- Compliant to RoHS EU Directive 2002/95/EC (Z versions)
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- DOSA based
- Wide Input voltage range (3Vdc-14.4Vdc)
- Output voltage programmable from 0.6Vdc to 5.5Vdc via external resistor
- Tunable Loop™ to optimize dynamic output voltage response
- Power Good signal
- Fixed switching frequency with capability of external synchronization
- Output over current protection (non-latching)
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Cost efficient open frame design
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.334 in)
- Wide operating temperature range [-40°C to 85°C]
- UL* 60950-1 2nd Ed. Recognized, CSA† C22.2 No. 60950-1-07 Certified, and VDE‡ (EN60950-1 2nd Ed.) Licensed
- ISO** 9001 and ISO 14001 certified manufacturing facilities

* UL is a registered trademark of Underwriters Laboratories, Inc.
† CSA is a registered trademark of Canadian Standards Association.
‡ VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
** ISO is a registered trademark of the International Organization of Standards

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage Continuous	All	V_{IN}	-0.3	15	Vdc
Operating Ambient Temperature (see Thermal Considerations section)	All	T_A	-40	85	°C
Storage Temperature	All	T_{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Operating Input Voltage	All	V_{IN}	3	—	14.4	Vdc
Maximum Input Current ($V_{IN}=4.5V$ to $14V$, $I_O=I_{O,max}$)	All	$I_{IN,max}$			19	Adc
Input No Load Current ($V_{IN} = 12.0Vdc$, $I_O = 0$, module enabled)	$V_{O,set} = 0.6 Vdc$	$I_{IN,No load}$		69		mA
	$V_{O,set} = 5Vdc$	$I_{IN,No load}$		134		mA
Input Stand-by Current ($V_{IN} = 12.0Vdc$, module disabled)	All	$I_{IN,stand-by}$		16.4		mA
Inrush Transient	All	I^2t			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1μH source impedance; $V_{IN} = 0$ to 14V, $I_O = I_{O,max}$; See Test Configurations)	All			50		mAp-p
Input Ripple Rejection (120Hz)	All			-64		dB

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	$V_{O, set}$	-1.0		+1.0	% $V_{O, set}$
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	$V_{O, set}$	-3.0	—	+3.0	% $V_{O, set}$
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section)	All	V_O	0.6		5.5	Vdc
Remote Sense Range	All				0.5	Vdc
Output Regulation (for $V_O \geq 2.5Vdc$) Line ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$) Load ($I_O=I_{O, min}$ to $I_{O, max}$)	All All			—	0.4 10	% $V_{O, set}$ mV
Output Regulation (for $V_O < 2.5Vdc$) Line ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$) Load ($I_O=I_{O, min}$ to $I_{O, max}$) Temperature ($T_{ref}=T_{A, min}$ to $T_{A, max}$)	All All All			—	5 10 0.4	mV mV % $V_{O, set}$
Output Ripple and Noise on nominal output ($V_{IN}=V_{IN, nom}$ and $I_O=I_{O, min}$ to $I_{O, max}$ $C_o = 0.1\mu F // 22\mu F$ ceramic capacitors) Peak-to-Peak (5Hz to 20MHz bandwidth) RMS (5Hz to 20MHz bandwidth)	All All		—	50 20	100 38	mV _{pk-pk} mV _{rms}
External Capacitance ¹ Without the Tunable Loop™ ESR $\geq 1\text{ m}\Omega$ With the Tunable Loop™ ESR $\geq 0.15\text{ m}\Omega$ ESR $\geq 10\text{ m}\Omega$	All All All	$C_{O, max}$ $C_{O, max}$ $C_{O, max}$	2x47 2x47 2x47	— — —	2x47 1000 10000	μF μF μF
Output Current (in either sink or source mode)	All	I_o	0		20	Adc
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	$I_{o, lim}$		130		% $I_{o, max}$
Output Short-Circuit Current ($V_O \leq 250mV$) (Hiccup Mode)	All	$I_{o, s/c}$		1.4		mA
Efficiency $V_{IN} = 12Vdc$, $T_A = 25^\circ C$ $I_O = I_{O, max}$, $V_O = V_{O, set}$		η η η η η η		79.2 87.1 90.4 92.6 93.8 85.2		% % % % % %
Switching Frequency	All	f_{sw}	—	500	—	kHz

¹ External capacitors may require using the new Tunable Loop™ feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop™ section for details.

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Frequency Synchronization	All					
Synchronization Frequency Range	All		425		600	kHz
High-Level Input Voltage	All	V_{IH}	2.0			V
Low-Level Input Voltage	All	V_{IL}			0.4	V
Input Current, SYNC	All	I_{SYNC}			100	nA
Minimum Pulse Width, SYNC	All	t_{SYNC}	100			ns
Maximum SYNC rise time	All	t_{SYNC_SH}	100			ns

General Specifications

Parameter	Device	Min	Typ	Max	Unit
Calculated MTBF ($I_O=0.8I_{O,max}$, $T_A=40^\circ\text{C}$) Telecordia Issue 2 Method 1 Case 3	All		15,455,614		Hours
Weight		—	4.54(0.16)	—	g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Typ	Max	Unit
On/Off Signal Interface ($V_{IN}=V_{IN,min}$ to $V_{IN,max}$; open collector or equivalent, Signal referenced to GND) Device is with suffix "4" – Positive Logic (See Ordering Information)						
Logic High (Module ON)						
Input High Current	All	I_{IH}		—	1	mA
Input High Voltage	All	V_{IH}	2	—	$V_{IN,max}$	V
Logic Low (Module OFF)						
Input Low Current	All	I_{IL}	—	—	1	mA
Input Low Voltage	All	V_{IL}	-0.2	—	0.6	V
Device Code with no suffix – Negative Logic (See Ordering Information) (On/OFF pin is open collector/drain logic input with external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)						
Input High Current	All	I_{IH}	—	—	1	mA
Input High Voltage	All	V_{IH}	2	—	$V_{IN,max}$	Vdc
Logic Low (Module ON)						
Input low Current	All	I_{IL}	—	—	10	μA
Input Low Voltage	All	V_{IL}	-0.2	—	0.6	Vdc

Feature Specifications (cont.)

Parameter	Device	Symbol	Min	Typ	Max	Units
Turn-On Delay and Rise Times						
($V_{IN}=V_{IN, nom}$, $I_O=I_{O, max}$, V_O to within $\pm 1\%$ of steady state)						
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_O = 10\%$ of $V_{O, set}$)	All	Tdelay	—	1.2	—	msec
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until $V_O = 10\%$ of $V_{O, set}$)	All	Tdelay	—	0.8	—	msec
Output voltage Rise time (time for V_O to rise from 10% of $V_{O, set}$ to 90% of $V_{O, set}$)	All	Trise	—	2.7	—	msec
Output voltage overshoot ($T_A = 25^\circ\text{C}$ $V_{IN} = V_{IN, min}$ to $V_{IN, max}$, $I_O = I_{O, min}$ to $I_{O, max}$) With or without maximum external capacitance					3.0	% $V_{O, set}$
Over Temperature Protection (See Thermal Considerations section)	All	T_{ref}			120	$^\circ\text{C}$
Tracking Accuracy (Power-Up: 2V/ms)	All	$V_{SEQ} - V_O$			100	mV
(Power-Down: 2V/ms)	All	$V_{SEQ} - V_O$			100	mV
($V_{IN, min}$ to $V_{IN, max}$; $I_{O, min}$ to $I_{O, max}$ $V_{SEQ} < V_O$)						
Input Undervoltage Lockout						
Turn-on Threshold	All				3.25	Vdc
Turn-off Threshold	All		2.6			Vdc
Hysteresis	All			0.25		Vdc
PGOOD (Power Good)						
Signal Interface Open Drain, $V_{supply} \leq 5\text{VDC}$						
Overshoot threshold for PGOOD ON				108		% $V_{O, set}$
Overshoot threshold for PGOOD OFF				105		% $V_{O, set}$
Undervoltage threshold for PGOOD ON				110		% $V_{O, set}$
Undervoltage threshold for PGOOD OFF				90		% $V_{O, set}$
Pulldown resistance of PGOOD pin	All				50	Ω

Characteristic Curves

The following figures provide typical characteristics for the 20A Analog Micro DLynx™ at 0.6V_o and 25°C




Figure 1. Converter Efficiency versus Output Current.




Figure 2. Derating Output Current versus Ambient Temperature and Airflow.




Figure 3. Typical output ripple and noise (C_o=2x47µF ceramic, V_{IN} = 12V, I_o = I_{o,max}).




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out}= 1x47µF +11x330µF CTune=47nF, RTune=178 ohms




Figure 5. Typical Start-up Using On/Off Voltage (I_o = I_{o,max}).




Figure 6. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = I_{o,max}).

Characteristic Curves

The following figures provide typical characteristics for the 20A Analog Micro DLynx™ at 1.2Vo and 25°C.




Figure 7. Converter Efficiency versus Output Current.




Figure 8. Derating Output Current versus Ambient Temperature and Airflow.




Figure 9. Typical output ripple and noise (Co=2x47µF ceramic, VIN = 12V, Io = Io,max.).




Figure 10. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 1x47µF +5x330µF. CTune=10nF & RTune=178 ohms




Figure 11. Typical Start-up Using On/Off Voltage (Io = Io,max).




Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).

Characteristic Curves

The following figures provide typical characteristics for the 20A Analog Micro DLynx™ at 1.8Vo and 25°C.




Figure 13. Converter Efficiency versus Output Current.




Figure 14. Derating Output Current versus Ambient Temperature and Airflow.




Figure 15. Typical output ripple and noise ($C_O=2X47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o,max}$).




Figure 16. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, $C_{out}=2x47\mu F +3x330\mu F$, $C_{Tune}=5600pF$ & $R_{Tune}=220$ ohms




Figure 17. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).




Figure 18. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o,max}$).

Characteristic Curves

The following figures provide typical characteristics for the 20A Analog Micro DLynx™ at 2.5Vo and 25°C.




Figure 19. Converter Efficiency versus Output Current.




Figure 20. Derating Output Current versus Ambient Temperature and Airflow.




Figure 21. Typical output ripple and noise ($C_o=2x47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o,max}$).




Figure 22. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, $C_{out} = 2x47\mu F + 2x330\mu F$, $C_{Tune}=3300pF$ & $R_{Tune}=220$ ohms




Figure 23. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).




Figure 24. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o,max}$).

Characteristic Curves

The following figures provide typical characteristics for the 20A Analog Micro DLynx™ at 3.3V_o and 25°C.




Figure 25. Converter Efficiency versus Output Current.




Figure 26. Derating Output Current versus Ambient Temperature and Airflow.




Figure 27. Typical output ripple and noise ($C_o=2 \times 47\mu\text{F}$ ceramic, $V_{in} = 12\text{V}$, $I_o = I_{o,max}$).




Figure 28. Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out} = 5x47uF + 1x330uF, C_{Tune} = 2200pF & R_{Tune} = 220 ohms




Figure 29. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).




Figure 30. Typical Start-up Using Input Voltage ($V_{in} = 12\text{V}$, $I_o = I_{o,max}$).

Characteristic Curves

The following figures provide typical characteristics for the 20A Analog Micro DLynx™ at 5Vo and 25°C.




Figure 31. Converter Efficiency versus Output Current.




Figure 32. Derating Output Current versus Ambient Temperature and Airflow.




Figure 33. Typical output ripple and noise ($C_o=2x47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o,max}$).




Figure 34. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, $C_{out}=8x47\mu F$, $C_{Tune}=1500pF$ & $R_{Tune}=220$ ohms




Figure 35. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).




Figure 36. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o,max}$).

Design Considerations

Input Filtering

The 20A Analog Micro DLynx™ module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at 20A of load current with 2x22 μ F or 3x22 μ F ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with 2x22 μ F or 3x22 μ F ceramic capacitors at the input (20A load). Input voltage is 12V.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 2x47 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 32 provides output ripple information for different external capacitance values at various V_o and a full load current of 20A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop™ feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with external 2x47 μ F, 4x47 μ F, 6x47 μ F or 8x47 μ F ceramic capacitors at the output (20A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1 2nd, CSA C22.2 No. 60950-1-07, DIN EN 60950-1:2006 + A11 (VDE0805 Teil 1 + A11):2009-11; EN 60950-1:2006 + A11:2009-03.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The MicroDLynx series were tested using an external Littelfuse 456 series fast-acting fuse rated at 30 A, 100 Vdc in the ungrounded input.

Feature Descriptions

Remote On/Off

The 20A Analog Micro Dlynx™ power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix “4” – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor Q2 is in the OFF state, the internal transistor Q7 is turned OFF, which keeps Q6 OFF and Q5 OFF. This allows the internal PWM #Enable signal to be pulled up by the internal 3.3V, thus turning the module ON. When transistor Q2 is turned ON, the On/Off pin is pulled low, which turns Q7, Q6 and Q5 ON and the internal PWM #Enable signal is pulled low and the module is OFF. A suggested value for R_{pullup} is 20kΩ.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. The On/Off pin should be pulled high with an external pull-up resistor (suggested value for the 3V to 14V input range is 20kΩ). When transistor Q2 is in the OFF state, the On/Off pin is pulled high, transistor Q3 is turned ON. This turns Q6 ON, followed by Q5 turning ON which pulls the internal ENABLE low and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/Off pin low, turning transistor Q3 OFF, which keeps Q6 and Q5 OFF resulting in the PWM Enable pin going high.




Figure 39. Circuit configuration for using positive On/Off logic.




Figure 40. Circuit configuration for using negative On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

Output Voltage Programming

The output voltage of the module is programmable to any voltage from 0.6Vdc to 5.5Vdc by connecting a resistor between the Trim and SIG_GND pins of the module. . Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 41. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 3V. .





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, the output of the module will be 0.6Vdc. To calculate the value of the trim resistor, R_{trim} for a desired output voltage, should be as per the following equation:

$$R_{trim} = \left[\frac{12}{(V_o - 0.6)} \right] k\Omega$$

R_{trim} is the external resistor in k Ω

V_o is the desired output voltage.

Table 1 provides R_{trim} values required for some common output voltages.

Table 1

$V_{o, set}$ (V)	R_{trim} (K Ω)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444
5.0	2.727

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage at the SENSE pin. The voltage between the SENSE pin and VOUT pin should not exceed 0.5V

Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, $R_{margin-up}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{margin-down}$, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.lineagepower.com under the Downloads section, also calculates the values of $R_{margin-up}$ and $R_{margin-down}$

for a specific output voltage and % margin. Please consult your local Lineage Power technical representative for additional details.




Figure 43. Circuit Configuration for margining Output voltage.

Output Voltage Sequencing

The power module includes a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

The voltage applied to the SEQ pin should be scaled down by the same ratio as used to scale the output voltage down to the reference voltage of the module. This is accomplished by an external resistive divider connected across the sequencing voltage before it is fed to the SEQ pin as shown in Fig. 43.




Figure 44. Circuit showing connection of the sequencing signal to the SEQ pin.

When the scaled down sequencing voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The final value of the sequencing voltage must be set higher than the set-point voltage of the module. The output voltage follows the sequencing voltage on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner.

The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of 120°C (typ) is exceeded at the thermal reference point T_{ref} . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency. **If synchronization is not being used, connect the SYNC pin to GND.**




Figure 45. External source connections to synchronize switching frequency of the module.

Dual Layout

Identical dimensions and pin layout of Analog and Digital Micro DLynx modules permit migration from one to the other without needing to change the layout. In both cases the trim resistor is connected between trim and signal ground.

Power Good

The module provides a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going $\pm 10\%$ outside the setpoint value. The PGOOD terminal can be connected through a pullup resistor (suggested value 100K Ω) to a source of 5VDC or lower.

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable Loop™.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop™ allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop™ is implemented by connecting a series R-C between the SENSE and TRIM pins of the module, as shown in Fig. 46. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure 46. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 3. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000 μ F that might be needed for an application to meet output ripple and noise

requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 10A to 20A step change (50% of full load), with an input voltage of 12V.

Please contact your Lineage Power technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values or input voltages other than 12V.

Table 2. General recommended values of R_{TUNE} and C_{TUNE} for $V_{in}=12V$ and various external ceramic capacitor combinations.

C_o	2x47 μ F	4x47 μ F	6x47 μ F	10x47 μ F	20x47 μ F
R_{TUNE}	330	330	270	220	180
C_{TUNE}	47pF	560pF	1200pF	2200pF	4700pF

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of V_{out} for a 10A step load with $V_{in}=12V$.

V_o	5V	3.3V	2.5V	1.8V	1.2V	0.6V
C_o	8x47 μ F	5x47 μ F + 1x330 μ F Polymer	2x47 μ F + 2x330 μ F Polymer	2x47 μ F + 3x330 μ F Polymer	1x47 μ F + 5x330 μ F Polymer	1x47 μ F + 11x330 μ F Polymer
R_{TUNE}	220	220	220	220	180	180
C_{TUNE}	1500pF	2200pF	3300pF	5600pF	10nF	47nF
ΔV	100mV	64mV	49mV	36mV	24mV	12mV

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 47. The preferred airflow direction for the module is in Figure 48.




Figure 47. Thermal Test Setup.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 48. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module ($V_{o,set} \times I_{o,max}$).

Please refer to the Application Note “Thermal Characterization Process For Open-Frame Board-Mounted Power Modules” for a detailed discussion of thermal aspects including maximum device temperatures.





Figure 48. Preferred airflow direction and location of hot-spot of the module (T_{ref}).

Example Application Circuit

Requirements:

Vin: 12V
Vout: 1.8V
Iout: 10A max., worst case load transient is from 10A to 15A
ΔVout: 1.5% of Vout (27mV) for worst case load transient
Vin, ripple 1.5% of Vin (180mV, p-p)




- C11 3x22μF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
- C12 47μF/16V bulk electrolytic
- CO1 N.A.
- CO2 3 x 330μF/6.3V Polymer (e.g. Sanyo Poscap)
- CTune 4700pF ceramic capacitor (can be 1206, 0805 or 0603 size)
- RTune 330 ohms SMT resistor (can be 1206, 0805 or 0603 size)
- RTrim 10kΩ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

Mechanical Outline

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	SYNC ¹
2	VIN	11	NC
3	SEQ	12	NC
4	GND	13	NC
5	TRIM	14	SIG_GND
6	VOUT	15	NC
7	VS+	16	NC
8	VS-		
9	PG		


¹ If unused, connect to Ground.

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



RECOMMENDED FOOTPRINT
- THROUGH THE BOARD -


PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	SYNC ²
2	VIN	11	NC
3	SEQ	12	NC
4	GND	13	NC
5	TRIM	14	SIG_GND
6	VOUT	15	NC
7	VS+	16	NC
8	VS-		
9	PG		

² If unused, connect to Ground.

Packaging Details

The 12V Analog Micro DLynx™ 20A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).



- Reel Dimensions:
- Outside Dimensions: 330.2 mm (13.00)
- Inside Dimensions: 177.8 mm (7.00")
- Tape Width: 44.00 mm (1.732")

LINEAGE POWER

Surface Mount Information

Pick and Place

The 20A Analog Micro DLynx™ modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). For questions regarding Land grid array(LGA) soldering, solder volume; please contact Lineage Power for special manufacturing process instructions. The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 49. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 20A Analog Micro DLynx™ modules have a MSL rating of 2.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of $\leq 30^{\circ}\text{C}$ and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $< 40^{\circ}\text{C}$, $< 90\%$ relative humidity.




Figure 49. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001)*.

Ordering Information

Please contact your Lineage Power Sales Representative for pricing, availability and optional features.

Table 4. Device Codes

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Sequencing	Comcodes
UVT020A0X3-SRZ	3 – 14.4Vdc	0.6 – 5.5Vdc	20A	Negative	Yes	CC109159744
UVT020A0X3-SRDZ	3 – 14.4Vdc	0.6 – 5.5Vdc	20A	Negative	Yes	CC109168753
UVT020A0X43-SRZ	3 – 14.4Vdc	0.6 – 5.5Vdc	20A	Positive	Yes	CC109159752

-Z refers to RoHS compliant parts

Table 5. Coding Scheme

Package Identifier	Family	Sequencing Option	Output current	Output voltage	On/Off logic	Remote Sense	Options		ROHS Compliance
U	V	T	020A0	X		3	-SR	-D	Z
P=Pico U=Micro M=Mega G=Giga	D=DLynx Digital V = DLynx Analog.	T=with EZ Sequence X=without sequencing	20A	X = programmable output	4 = positive No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	D = 105°C operating ambient, 40G operating shock as per MIL Std 810F	Z = ROHS6



LINEAGE POWER®

World Wide Headquarters
Lineage Power Corporation
601 Shiloh Road, Plano, TX 75074, USA
+1-888-LINEAGE(546-3243)
(Outside U.S.A.: **+1-972-244-WATT(9288)**)
www.lineagepower.com
e-mail: techsupport1@lineagepower.com

Asia-Pacific Headquarters
Tel: +86.021.54279977*808

Europe, Middle-East and Africa Headquarters
Tel: +49.89.878067-280

India Headquarters
Tel: +91.80.28411633

Lineage Power reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Lineage Power DC-DC products are protected under various patents. Information on these patents is available at www.lineagepower.com/patents.

© 2011 Lineage Power Corporation, (Plano, Texas) All International Rights Reserved.