

# LMZ10500

# 650mA SIMPLE SWITCHER® Nano Module with 5.5V Maximum Input Voltage

8 Pin LLP-Footprint Package





Top View

Bottom View

SE08A 8 Pin Package 3.0 x 2.5 x 1.2 mm (0.118 x 0.098 x 0.047 in) RoHS Compliant

# **Electrical Specifications**

- Up to 650mA output current
- Input voltage range 2.7V to 5.5V
- Output voltage range 0.6V to 3.6V
- Efficiency up to 95%

# **Key Features**

- Integrated inductor
- Miniature form factor (3.0 mm x 2.5 mm x 1.2 mm)
- 8-pin LLP footprint
- -40°C to 125°C junction temperature range
- Adjustable output voltage
- 2.0MHz fixed PWM switching frequency
- Integrated compensation
- Soft start function
- Current limit protection
- Thermal shutdown protection
- Input voltage UVLO for power-up, power-down, and brown-out conditions
- Only 5 external components resistor divider and 3 ceramic capacitors

# **Applications**

- Point of load conversions from 3.3V and 5V rails
- Space constrained applications
- Low output noise applications


### **Performance Benefits**

- Small solution size
- Low output voltage ripple
- Easy component selection and simple PCB layout
- High efficiency reduces system heat generation

# **System Performance**


(Quick Overview Links: V<sub>OUT</sub> = 1.2V, 1.8V, 2.5V, 3.3V)






30161630


# Output Voltage Ripple V<sub>IN</sub> = 5.0V, V<sub>OUT</sub> = 1.8V, I<sub>OUT</sub> = 650mA



Radiated EMI (CISPR22)  $V_{IN} = 5.0V$ ,  $V_{OUT} = 1.8V$ ,  $I_{OUT} = 650mA$ 



# **Connection Diagram**



**NS Package Number SE08A** 

#### 30161620

# **Order Information**

| Order Number | Package Marking (Note) | Supplied As               |
|--------------|------------------------|---------------------------|
| LMZ10500SEE  | XVS SX                 | 250 units, Tape-and-Reel  |
| LMZ10500SE   | XVS SX                 | 1000 units, Tape-and-Reel |
| LMZ10500SEX  | xvs sx                 | 3000 units, Tape-and-Reel |

**Note:** The actual physical placement of the package marking will vary from part to part. The package marking "X" designates the date code. "V" is a NSC internal code for die traceability. Both will vary in production. "S" designates device type as switcher and "SX" identifies the device (part number).

# **Pin Descriptions**

| Pin # | Name | Description   |  |  |  |
|-------|------|---|--|--|--|
| 1     | EN   | Enable Input. Set this digital input higher than 1.2V for normal operation. For shutdown, set low. Pir internally pulled up to VIN and can be left floating for always-on operation.  |  |  |  |
| 2     | VCON | Output voltage control pin. Connect to analog voltage from resisitve divider or DAC/controller to set the VOUT voltage. V <sub>OUT</sub> = 2.5 x V <sub>CON</sub> . Connect a small (470pF) capacitor from this pin to SGND to provide noise filtering. |  |  |  |
| 3     | FB   | Feedback of the error amplifier. Connect directly to output capacitor to sense V <sub>OUT</sub> .   |  |  |  |
| 4     | SGND | Ground for analog and control circuitry. Connect to PGND at a single point.   |  |  |  |
| 5     | VOUT | Output Voltage. Connected to one terminal of the integrated inductor. Connect output filter capacitor between VOUT and PGND.  |  |  |  |
| 6     | PGND | Power ground for the power MOSFETs and gate-drive circuitry.  |  |  |  |
| 7     | VIN  | Voltage supply input. Connect ceramic capacitor between VIN and PGND as close as possible to these two pins. Typical capacitor values are between 4.7μF and 22μF.   |  |  |  |
| 8     | VREF | 2.35V voltage reference output. Typically connected to VCON pin through a resistive divider to set the output voltage.  |  |  |  |
|       | PAD  | The 3 pads underneath the module are not internally connected to any node. These pads should be connected to the ground plane for improved thermal performance.   |  |  |  |

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VIN, VREF to SGND -0.2V to +6.0V PGND to SGND -0.2V to +0.2V EN, FB, VCON (SGND -0.2V) to (VIN +0.2V)

**VOUT** 

w/6.0V max (PGND -0.2V) to (VIN +0.2V)

w/6.0V max

Junction Temperature ( $T_{J-MAX}$ ) +150°C Storage Temperature Range -65°C to +150°C Maximum Lead Temperature +260°C ESD Susceptibility(*Note 2*) ±2kV

# **Operating Ratings** (Note 1)

Input Voltage Range 2.7V to 5.5V Recommended Load Current 0 mA to 650mA Junction Temperature ( $T_1$ ) Range  $-40^{\circ}$ C to  $+125^{\circ}$ C

# **Thermal Properties**

Junction-to-Ambient Thermal 120°C/W

Resistance (θ<sub>JA</sub>), SE08A Package

(Note 3)

**Electrical Characteristics** (*Note 4*) Specifications with standard typeface are for  $T_J = 25^{\circ}\text{C}$  only; Limits in **bold** face type apply over the operating junction temperature range  $T_J$  of -40°C to 125°C. Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 3.6\text{V}$ ,  $V_{EN} = 1.2\text{V}$ .

| Symbol                  | Parameter                                      | Conditions  | Min<br>( <i>Note 4</i> ) | <b>Typ</b> ( <i>Note 5</i> ) | Max<br>(Note 4) | Units |
|-------------------------|--|---|--------------------------|------------------------------|-----------------|-------|
| SYSTEM PARAM            | ETERS  |   |                          | ,                            | · ·             |       |
| V <sub>REF</sub> x GAIN | Reference voltage x VCON to FB Gain            | $V_{IN} = V_{EN} = 5.5V, V_{CON} = 1.44V$                           | 5.7575                   | 5.875                        | 5.9925          | V     |
| GAIN                    | VCON to FB Gain                                | V <sub>IN</sub> = 5.5V, V <sub>CON</sub> = 1.44V                    | 2.4375                   | 2.5                          | 2.5750          | V/V   |
| /IN <sub>UVLO</sub>     | VIN rising threshold                           |   |                          | 2.4                          |                 | V     |
| /IN <sub>UVLO</sub>     | VIN falling theshold                           |   |                          | 2.25                         |                 | V     |
| SHDN                    | Shutdown supply current                        | V <sub>IN</sub> = 3.6V, V <sub>EN</sub> = 0.5V<br>( <i>Note 6</i> ) |                          | 11                           | 18              | μΑ    |
| q                       | DC bias current into VIN                       | $V_{IN} = 5.5V, V_{CON} = 1.6V, I_{OUT} = 0A$                       |                          | 6.5                          | 8.5             | mA    |
| R <sub>DROPOUT</sub>    | V <sub>IN</sub> to V <sub>OUT</sub> resistance | I <sub>OUT</sub> = 200 mA   |                          | 285                          | 425             | mΩ    |
| LIM                     | DC Output Current Limit                        | VCON = 0.24V<br>( <i>Note 7</i> )                                   | 800                      | 1000                         |                 | mA    |
| osc                     | Internal oscillator frequency                  |   | 1.75                     | 2.0                          | 2.25            | MHz   |
| / <sub>IH,ENABLE</sub>  | Enable logic HIGH voltage                      |   | 1.2                      |                              |                 | V     |
| / <sub>IL,ENABLE</sub>  | Enable logic LOW voltage                       |   |                          |                              | 0.5             | V     |
| Γ <sub>SD</sub>         | Thermal shutdown                               | Rising Threshold  |                          | 150                          |                 | °C    |
| Г <sub>SD-HYST</sub>    | Thermal shutdown hysteresis                    |   |                          | 20                           |                 | °C    |
| O <sub>MAX</sub>        | Maximum duty cycle                             |   |                          | 100                          |                 | %     |
| Γ <sub>ON-MIN</sub>     | Minimum on-time                                |   |                          | 50                           |                 | ns    |
| $\Theta_{ m JA}$        | Package Thermal Resistance                     | 20mm x 20mm board<br>2 layers, 2 oz copper, 0.5W, no<br>airlow      |                          | 118                          |                 |       |
|                         |  | 15mm x 15mm board<br>2 layers, 2 oz copper, 0.5W, no<br>airlow      |                          | 132                          |                 | °C/W  |
|                         |  | 10mm x 10mm board<br>2 layers, 2 oz copper, 0.5W, no<br>airlow      |                          | 157                          |                 |       |

**System Characteristics** The following specifications are guaranteed by design providing the component values in the Typical Application Circuit are used ( $C_{IN} = C_{OUT} = 10~\mu\text{F}, 6.3\text{V}, 0603, \text{TDK C1608X5R0J106K}$ ). **These parameters are not guaranteed by production testing.** Unless otherwise stated the following conditions apply:  $T_A = 25^{\circ}\text{C}$ .


| Symbol                   | Parameter                      | Conditions                                  | Min | Тур   | Max | Units    |
|--------------------------|--------------------------------|---|-----|-------|-----|----------|
| $\Delta V_{OUT}/V_{OUT}$ | Output Voltage Regulation Over | V <sub>OUT</sub> = 0.6V                     |     |       |     |          |
| 00.                      | Line Voltage and Load Current  | $\Delta V_{IN}$ =2.7V to 4.2V               |     | ±1.23 |     | %        |
|                          |                                | $\Delta I_{OUT} = 0A$ to 650mA              |     |       |     |          |
| $\Delta V_{OUT}/V_{OUT}$ | Output Voltage Regulation Over | V <sub>OUT</sub> = 1.5V                     |     |       |     |          |
| 001 001                  | Line Voltage and Load Current  | $\Delta V_{IN} = 2.7 V \text{ to } 5.5 V$   |     | ±0.56 |     | %        |
|                          |                                | $\Delta I_{OUT} = 0A$ to 650mA              |     |       |     |          |
| $\Delta V_{OUT}/V_{OUT}$ | Output Voltage Regulation Over | V <sub>OUT</sub> = 3.6V                     |     |       |     |          |
| 00.                      | Line Voltage and Load Current  | $\Delta V_{IN} = 4.0 V \text{ to } 5.5 V$   |     | ±0.24 |     | %        |
|                          |                                | ΔI <sub>OUT</sub> = 0A to 650 mA            |     |       |     |          |
| VREF T <sub>RISE</sub>   | Rise time of reference voltage | EN = Low to High, V <sub>IN</sub> = 4.2V    |     | 10    |     |          |
|                          |                                | $V_{OUT} = 2.7V, I_{OUT} = 650 \text{ mA}$  |     | 10    |     | μs       |
|                          | Peak Efficiency                | $V_{IN} = 5.0V, V_{OUT} = 3.3V$             |     | 95    |     |          |
| η                        | reak Efficiency                | I <sub>OUT</sub> = 200 mA                   |     | 93    |     | - %      |
|                          | Full Load Efficiency           | $V_{IN} = 5.0V, V_{OUT} = 3.6V$             |     | 93    |     |          |
|                          |                                | I <sub>OUT</sub> = 650 mA                   |     | 90    |     |          |
| $V_{\rm OUT}$ Ripple     | Output voltage ripple          | $V_{IN} = 5.0V, V_{OUT} = 1.8V$             |     | 8     |     | mV pk-pk |
|                          |                                | I <sub>OUT</sub> = 650 mA ( <i>Note 8</i> ) |     |       |     | mv pk pk |
| Line<br>Transient        | Line transient response        | VIN = 2.7V to 5.5V,                         |     |       |     |          |
|                          |                                | $T_R = T_F = 10 \mu s$ ,                    |     | 25    |     | mV pk-pk |
|                          |                                | VOUT = 1.8V, I <sub>OUT</sub> = 650 mA      |     |       |     |          |
|                          |                                | VIN = 5.0V                                  |     |       |     |          |
| Load                     | Load transient response        | $T_{R} = T_{F} = 40 \ \mu s,$               |     | 25    |     | mV pk-pk |
| Transient                |                                | $V_{OUT} = 1.8V$                            |     |       |     | ' '      |
|                          |                                | I <sub>OUT</sub> = 65mA to 650mA            |     |       |     |          |

- **Note 1:** Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.
- Note 2: The human body model is a 100pF capacitor discharged through a 1.5 kΩ resistor into each pin. Test method is per JESD-22-114.
- Note 3: Junction-to-ambient thermal resistance  $(\theta_{JA})$  is based on 4 layer board thermal measurements, performed under the conditions and guidelines set forth in the JEDEC standards JESD51-1 to JESD51-11.  $\theta_{JA}$  varies with PCB copper area, power dissipation, and airflow.
- Note 4: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).
- Note 5: Typical numbers are at 25°C and represent the most likely parametric norm.
- Note 6: Shutdown current includes leakage current of the high side PFET.
- Note 7: Current limit is built-in, fixed, and not adjustable.
- Note 8: Ripple voltage should be measured across C<sub>OUT</sub> on a well-designed PC board using the suggested capacitors.

# **Typical Performance Characteristics**


Unless otherwise specified the following conditions apply:  $V_{IN} = 3.6V$ ,  $T_A = 25$ °C

#### **Dropout Voltage vs Load Current and Input Voltage**




30161649

#### Thermal Derating $V_{OUT} = 1.8V$ , $\theta_{JA} = 120^{\circ}$ C/W




30161643

## Thermal Derating $V_{OUT} = 1.2V$ , $\theta_{JA} = 120^{\circ}$ C/W




30161644

# Thermal Derating $V_{OUT}$ = 2.5V, $\theta_{JA}$ = 120°C/W




30161642

#### Thermal Derating $V_{OUT} = 3.3V$ , $\theta_{JA} = 120^{\circ}C/W$




30161641

# $\begin{array}{c} \text{Conducted EMI} \\ \text{V}_{\text{IN}} = 5.0\text{V}, \, \text{V}_{\text{OUT}} = 1.8\text{V}, \, \text{I}_{\text{OUT}} = 650\text{mA} \\ \text{Default evaluation board BOM with additional 1} \mu\text{H 1}\mu\text{F LC} \\ \text{input filter} \end{array}$




30161650


# Radiated EMI (CISPR22) $V_{IN} = 5.0V,\,V_{OUT} = 1.8V,\,I_{OUT} = 650 mA$ Default evaluation board BOM



30161632

#### Startup






# ### Solution ### Solution


30161627

Output Ripple V<sub>OUT</sub> = 1.2V




30161655

Load Transient V<sub>OUT</sub> = 1.2V




----


# Line and Load Regulation V<sub>OUT</sub> = 1.2V



DC Current Limit V<sub>OUT</sub> = 1.2V



30161651




#### 

100

30161626


Output Ripple V<sub>OUT</sub> = 1.8V



30161633


Load Transient V<sub>OUT</sub> = 1.8V

Efficiency V<sub>OUT</sub> = 1.8V




30161658


Line and Load Regulation  $V_{OUT} = 1.8V$ 



30161638

DC Current Limit V<sub>OUT</sub> = 1.8V







# Efficiency $V_{OUT} = 2.5V$ 100 90 80 EFFICIENCY (%) 70 60 50 ■ VIN = 3.3V ■ VIN = 3.6V ■ VIN = 5.0V 40 ■ VIN = 5.5V 30 20 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 LOAD CURRENT (A)


30161628

Output Ripple  $V_{OUT} = 2.5V$ 




30161646






Line and Load Regulation V<sub>OUT</sub> = 2.5V




LOAD CURRENT (A)

30161639



30161653




# 100 90 80 **EFFICIENCY (%)** 70 60 50 ■ VIN = 3.6V ■ VIN = 4.0V ■ VIN = 4.5V ■ VIN = 5.0V ■ VIN = 5.5V 40 30 20 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 LOAD CURRENT (A)

Efficiency V<sub>OUT</sub> = 3.3V


30161629

Output Ripple V<sub>OUT</sub> = 3.3V





30161656

Load Transient V<sub>OUT</sub> = 3.3V



# Line and Load Regulation $V_{OUT} = 3.3V$





DC Current Limit  $V_{OUT} = 3.3V$ 

# **Block Diagram**




FIGURE 1. Functional Block Diagram

#### **Overview**

The LMZ10500 SIMPLE SWITCHER® nano module is an easy-to-use step-down DC-DC solution capable of driving up to 650mA load in space-constrained applications. Only an input capacitor, an output capacitor, a small V<sub>CON</sub> filter capacitor, and two resistors are required for basic operation. The nano module comes in 8-pin LLP footprint package with an integrated inductor. The LMZ10500 operates in fixed 2.0MHz PWM (Pulse Width Modulation) mode, and is designed to deliver power at maximum efficiency. The output voltage is typically set by using a resistive divider between the built-in reference voltage  $V_{REF}$  and the control pin  $V_{CON}$ . The  $V_{CON}$ pin is the positive input to the error amplifier. The output voltage of the LMZ10500 can also be dynamically adjusted between 0.6V and 3.6V by driving the  $V_{\rm CON}$  pin externally. Internal current limit based softstart function, current overload protection, and thermal shutdown are also provided.

#### **CIRCUIT OPERATION**

The LMZ10500 is a synchronous Buck power module using a PFET for the high side switch and an NFET for the synchronous rectifier switch. The output voltage is regulated by modulating the PFET switch on-time. The circuit generates a duty-cycle modulated rectangular signal. The rectangular signal is averaged using a low pass filter formed by the integrated inductor and an output capacitor. The output voltage is equal

to the average of the duty-cycle modulated rectangular signal. In PWM mode, the switching frequency is constant. The energy per cycle to the load is controlled by modulating the PFET on-time, which controls the peak inductor current. In current mode control architecture, the inductor current is compared with the slope compensated output of the error amplifier. At the rising edge of the clock, the PFET is turned ON, ramping up the inductor current with a slope of (VIN - VOLIT)/ L. The PFET is ON until the current signal equals the error signal. Then the PFET is turned OFF and NFET is turned ON, ramping down the inductor current with a slope of V<sub>OUT</sub> /L. At the next rising edge of the clock, the cycle repeats. An increase of load pulls the output voltage down, resulting in an increase of the error signal. As the error signal goes up, the peak inductor current is increased, elevating the average inductor current and responding to the heavier load. To ensure stability, a slope compensation ramp is subtracted from the error signal and internal loop compensation is provided.

#### INPUT UNDER VOLTAGE DETECTION

The LMZ10500 implements an under voltage lock out (UVLO) circuit to ensure proper operation during startup, shutdown and input supply brownout conditions. The circuit monitors the voltage at the  $\rm V_{IN}$  pin to ensure that sufficient voltage is present to bias the regulator. If the under voltage threshold is not met, all functions of the controller are disabled and the controller remains in a low power standby state.

#### SHUTDOWN MODE

To shutdown the LMZ10500, pull the EN pin low (<0.5V). In the shutdown mode all internal circuits are turned OFF.

#### **EN PIN OPERATION**

The EN pin is internally pulled up to  $V_{IN}$  through a 790k $\Omega$  (typ.) resistor. This allows the nano module to be enabled by default when the EN pin is left floating. In such cases  $V_{IN}$  will set EN high when  $V_{IN}$  reaches 1.2V. As the input voltage continues to rise, operation will start once  $V_{IN}$  exceeds the undervoltage lockout (UVLO) threshold. To set EN high externally, pull it up to 1.2V or higher. Note that the voltage on EN must remain at less than VIN+ 0.2V due to absolute maximum ratings of the device.

#### **INTERNAL SYNCHRONOUS RECTIFICATION**

The LMZ10500 uses an internal NFET as a synchronous rectifier to minimize the switch voltage drop and increase efficiency. The NFET is designed to conduct through its intrinsic body diode during the built-in dead time between the PFET on-time and the NFET on-time. This eliminates the need for an external diode. The dead time between the PFET and NFET connection prevents shoot through current from  $V_{\text{IN}}$  to PGND during the switching transitions.

#### **CURRENT LIMIT**

The LMZ10500 current limit feature protects the module during an overload condition. The circuit employs positive peak current limit in the PFET and negative peak current limit in the NFET switch. The positive peak current through the PFET is limited to 1.2A (typ.). When the current reaches this limit threshold the PFET switch is immediately turned off until the next switching cycle. This behavior continues on a cycle-bycycle basis until the overload condition is removed from the output. The typical negative peak current limit through the NFET switch is -0.6A (typ.).

The ripple of the inductor current depends on the input and output voltages. This means that the DC level of the output current when the peak current limiting occurs will also vary over the line voltage and the output voltage level. Refer to the DC Output Current Limit plots in the Typical Performance Characteristics section for more information.

#### STARTUP BEHAVIOR AND SOFTSTART

The LMZ10500 features a current limit based soft start circuit in order to prevent large in-rush current and output overshoot as  $V_{OUT}$  is ramping up. This is achieved by gradually increasing the PFET current limit threshold to the final operating value as the output voltage ramps during startup. The maximum allowed current in the inductor is stepped up in a staircase profile for a fixed number of switching periods in each step. Additionally, the switching frequency in the first step is set at 450kHz and is then increased for each of the following steps until it reaches 2MHz at the final step of current limiting. This current limiting behavior is illustrated in the following figure and allows for a smooth  $V_{\rm OUT}$  ramp up.




FIGURE 2. Startup behavior of current limit based softstart.

The soft start rate is also limited by the  $V_{CON}$  ramp up rate. The  $V_{CON}$  pin is discharged internally through a pull down device before startup occurs. This is done to deplete any residual charge on the  $V_{CON}$  filter capacitor and allow the  $V_{CON}$  voltage to ramp up from 0V when the part is started. The events that cause  $V_{CON}$  discharge are thermal shutdown, UV-LO, EN low, or output short circuit detection. The minimum recommended capacitance on  $V_{CON}$  is 220pF and the maximum is 1nF. The duration of startup current limiting sequence takes approximately 75µs. After the sequence is completed, the feedback voltage is monitored for output short circuit events.

#### **OUTPUT SHORT CIRCUIT PROTECTION**

In addition to cycle by cycle current limit, the LMZ10500 features a second level of short circuit protection. If the load pulls the output voltage down and the feedback voltage falls to 0.375V, the output short circuit protection will engage. In this mode the internal PFET switch is turned OFF after the current limit comparator trips and the beginning of the next cycle is inhibited for approximately 230µs. This forces the inductor current to ramp down and limits excessive current draw from the input supply when the output of the regulator is shorted. The synchronous rectifier is always OFF in this mode. After 230µs of non-switching a new startup sequence is initiated. During this new startup sequence the current limit is gradually stepped up to the nominal value as illustrated in the START-UP BEHAVIOR AND SOFTSTART section. After the startup sequence is completed again, the feedback voltage is monitored for output short circuit. If the short circuit is still persistent after the new startup sequence, switching will be stopped again and there will be another 230µs off period. A persistent output short condition results in a hiccup behavior where the LMZ10500 goes through the normal startup sequence, then detects the output short at the end of startup, terminates switching for 230µs, and repeats this cycle until the output short is released. This behavior is illustrated in the following figure.




FIGURE 3. Hiccup behavior with persistent output short circuit.

Since the output current is limited during normal startup by the softstart function, the current charging the output capacitor is also limited. This results in a smooth  $V_{\rm OUT}$  ramp up to nominal voltage. However, using excessively large output capacitance or  $V_{\rm CON}$  capacitance under normal conditions can prevent the output voltage from reaching 0.375V at the end of the startup sequence. In such cases the module will maintain the described above hiccup mode and the output voltage will not ramp up to final value. To cause this condition, one would have to use unnecessarily large output capacitance for 650mA load applications. See the INPUT AND OUTPUT CAPACITOR SELECTION section for guidance on maximum capacitances for different output voltage settings.

#### HIGH DUTY CYCLE OPERATION

The LMZ10500 features a transition mode designed to extend the output regulation range to the minimum possible input voltage. As the input voltage decreases closer and closer to  $V_{OUT}$ , the off-time of the PFET gets smaller and smaller and the duty cycle eventually needs to reach 100% to support the output voltage. The input voltage at which the duty cycle reaches 100% is the edge of regulation. When the LMZ10500 input voltage is lowered, such that the off-time of the PFET reduces to less than 35ns, the LMZ10500 doubles the switching period to extend the off-time for that  $V_{IN}$  and maintain

regulation. If  $V_{\rm IN}$  is lowered even more, the off-time of the PFET will reach the 35ns mark again. The LMZ10500 will then reduce the frequency again, achieving less than 100% duty cycle operation and maintaining regulation. As  $V_{\rm IN}$  is lowered even more, the LMZ10500 will continue to scale down the frequency, aiming to maintain at least 35ns off time. Eventually, as the input voltage decreases further, 100% duty cycle is reached. This behavior of extending the  $V_{\rm IN}$  regulation range is illustrated in the following plot.




FIGURE 4. High duty cycle operation and switching frequency reduction.

#### THERMAL OVERLOAD PROTECTION

The junction temperature of the LMZ10500 should not be allowed to exceed its maximum operating rating of 125°C. Thermal protection is implemented by an internal thermal shutdown circuit which activates at 150°C (typ). When this temperature is reached, the device enters a low power stand-by state. In this state switching remains off causing the output voltage to fall. Also, the  $\rm V_{CON}$  capacitor is discharged to SGND. When the junction temperature falls back below 130 °C (typ) normal startup occurs and  $\rm V_{OUT}$  rises smoothly from 0V. Applications requiring maximum output current may require derating at elevated ambient temperature. See the Typical Performance Characteristics section for thermal derating plots for various output voltages.

www.national.com

# **Application Information**




FIGURE 5. Typical Application Circuit

#### **SETTING THE OUTPUT VOLTAGE**

The LMZ10500 provides a fixed 2.35V  $V_{REF}$  voltage output. As shown in *Figure 5* above, a resistive divider formed by  $R_T$  and  $R_B$  sets the  $V_{CON}$  pin voltage level. The  $V_{OUT}$  voltage tracks  $V_{CON}$  and is governed by the following relationship:

$$V_{OUT} = GAIN \times V_{CON}$$
 (1)

where GAIN is 2.5V/V from  $V_{CON}$  to  $V_{FB}$ .

This equation is valid for output voltages between 0.6V and 3.6V and corresponds to  $V_{CON}$  voltage between 0.24V and 1.44V, respectively.

#### $R_T$ and $R_B$ Selection for Fixed $V_{OUT}$

The parameters affecting the output voltage setting are the  $R_T,\ R_B,$  and the product of the  $V_{REF}$  voltage x GAIN. The  $V_{REF}$  voltage is typically 2.35V. Since  $V_{CON}$  is derived from  $V_{REF}$  via  $R_T$  and  $R_B,$ 

$$V_{CON} = V_{RFF} \times R_B / (R_B + R_T) \tag{2}$$

After substitution,

$$V_{OUT} = V_{RFF} \times GAIN \times R_{R} / (R_{R} + R_{T})$$
 (3)

$$R_T = (GAIN \times V_{REF} / V_{OUT} - 1) \times R_B$$
 (4)

The ideal product of GAIN x  $V_{REF} = 5.875V$ .

Choose  $R_T$  to be between  $80k\Omega$  and  $300k\Omega$ . Then,  $R_B$  can be calculated using equation (5) below.

$$R_B = (V_{OUT} / (5.875V - V_{OUT})) \times R_T$$
 (5)

Note that the resistance of  $R_T$  should be  $\geq 80k\Omega.$  This ensures that the  $V_{REF}$  output current loading is not exceeded and the reference voltage is maintained. The current loading on  $V_{REF}$  should not be greater than 30  $\mu A$ .

#### **OUTPUT VOLTAGE ACCURACY OPTIMIZATION**

Each nano module is optimized to achieve high  $V_{OUT}$  accuracy. Equation (1) shows that, by design, the output voltage is a function of the  $V_{CON}$  voltage and the gain from  $V_{CON}$  to  $V_{FB}$ . The voltage at  $V_{CON}$  is derived from  $V_{REF}$ . Therefore, as shown in equation (3), the accuracy of the output voltage is a function of the  $V_{REF}$  x GAIN product as well as the tolerance of the  $R_T$  and  $R_B$  resistors. The typical  $V_{REF}$  x GAIN product by design is 5.875V. Each nano module's  $V_{REF}$  voltage is

trimmed so that this product is as close to the ideal 5.875V value as possible, achieving high  $V_{OUT}$  accuracy. See the *Electrical Specifications* section for the  $V_{REF}$  x GAIN product tolerance limits.

#### **DYNAMIC OUTPUT VOLTAGE SCALING**

The  $V_{CON}$  pin on the LMZ10500 can be driven externally by a DAC to scale the output voltage dynamically. The output voltage  $V_{OUT}=2.5 \text{V/V} \times V_{CON}.$  When driving  $V_{CON}$  with a source different than  $V_{REF}$  place a 1.5k $\Omega$  resistor in series with the  $V_{CON}$  pin. Current limiting the external  $V_{CON}$  helps to protect this pin and allows the  $V_{CON}$  capacitor to be fully discharged to 0V after fault conditions.

#### **INTEGRATED INDUCTOR**

The LMZ10500 uses a Low Temperature Co-fired Ceramic (LTCC) type 2.6  $\mu$ H inductor with over 1.2A DC current rating and soft saturation profile for up to 2A. This inductor allows for the 1.2mm overall package height providing an easy to use, compact solution with reduced EMI.

#### INPUT AND OUTPUT CAPACITOR SELECTION

The LMZ10500 is designed for use with low ESR multi-layer ceramic capacitors (MLCC) for its input and output filters. Using a 10  $\mu\text{F}$  0603 or 0805 with 6.3V or 10V rating ceramic input capacitor typically provides sufficient  $V_{\text{IN}}$  bypass. Use of multiple 4.7  $\mu\text{F}$  or 2.2 $\mu\text{F}$  capacitors can also be considered. Ceramic capacitors with X5R and X7R temperature characteristics are recommended for both input and output filters. These provide an optimal balance between small size, cost, reliability, and performance for space sensitive applications.

The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. For example, a typical 0805 case size X5R 6.3V 10  $\mu\text{F}$  ceramic capacitor may only have 4.8  $\mu\text{F}$  left in it when a 5.0V DC bias is applied. Similarly, a typical 0603 case size X5R 6.3V 10  $\mu\text{F}$  ceramic capacitor may only have 2.4  $\mu\text{F}$  at the same 5.0V DC. Smaller case size capacitors may have even larger percentage drop in value with DC bias.

The optimum output capacitance value is application dependent. Too small output capacitance can lead to instability due to lower loop phase margin. On the other hand, if the output

capacitor is too large, it may prevent the output voltage from reaching the 0.375V required voltage level at the end of the startup sequence. In such cases, the output short circuit protection can be engaged and the nano module will enter a hiccup mode as described in the <code>OUTPUT SHORT CIRCUIT PROTECTION</code> section. The table below sets the minimum output capacitance for stability and maximum output capacitance for proper startup for various output voltage settings. Note that the maximum  $C_{\rm OUT}$  value in <code>Table 1</code> assumes that the filter capacitance on  $V_{\rm CON}$  is the maximum recommended value of 1nF and the  $R_{\rm T}$  resistor value is less than  $300 {\rm k}\Omega$ . Lower  $V_{\rm CON}$  capacitance can extend the maximum  $C_{\rm OUT}$  range. There is no great performance benefit in using excessive  $C_{\rm OUT}$  values.

**TABLE 1. Output Capacitance Range** 

| Output<br>Voltage | Minimum<br>C <sub>OUT</sub> | Suggested<br>C <sub>OUT</sub> | Maximum<br>C <sub>OUT</sub> |
|-------------------|-----------------------------|-------------------------------|-----------------------------|
| 0.6V              | 4.7µF                       | 10μF                          | 33µF                        |
| 1.0V              | 3.3µF                       | 10μF                          | 33µF                        |
| 1.2V              | 3.3µF                       | 10μF                          | 33µF                        |
| 1.8V              | 3.3µF                       | 10μF                          | 47μF                        |
| 2.5V              | 3.3µF                       | 10μF                          | 68µF                        |
| 3.3V              | 3.3µF                       | 10μF                          | 68µF                        |

Use of multiple 4.7  $\mu F$  or 2.2 $\mu F$  output capacitors can be considered for reduced effective ESR and smaller output voltage ripple. In addition to the main output capacitor, small 0.1 $\mu F$  – 0.01 $\mu F$  parallel capacitors can be used to reduce high frequency noise.

#### **PACKAGE CONSIDERATIONS**

The nano module package includes an LTCC inductor on the bottom and a micro SMD die mounted on top. The die has exposed edges and can be sensitive to ambient light. For applications with direct high intensity ambient red, infrared, LED, or natural light it is recommended to have the device shielded from the light source to avoid abnormal behavior.

# **Board Layout Considerations**




FIGURE 6. Example Top Layer Board Layout

The board layout of any DC-DC switching converter is critical for the optimal performance of the design. Bad PCB layout design can disrupt the operation of an otherwise good schematic design. Even if the regulator still converts the voltage properly, the board layout can mean the difference between passing or failing EMI regulations. In a Buck converter, the most critical board layout path is between the input capacitor ground terminal and the synchronous rectifier ground. The loop formed by the input capacitor and the power FETs is a path for the high di/dt switching current during each switching period. This loop should always be kept as short as possible when laying out a board for any Buck converter.

The LMZ10500 integrates the inductor and simplifies the DC-DC converter board layout. Refer to the example layout in *Figure 6*. There are a few basic requirements to achieve a good LMZ10500 layout.


1. Place the input capacitor  ${\bf C_{IN}}$  as close as possible to the  ${\bf V_{IN}}$  and PGND terminals.  ${\bf V_{IN}}$  (pin 7) and PGND (pin 6)

on the LMZ10500 are next to each other which makes the input capacitor placement simple.

- 2. Place the  $V_{CON}$  filter capacitor  $C_{VC}$  and the  $R_B$   $R_T$  resistive divider as close as possible to the  $V_{CON}$  and SGND terminals. The  $C_{VC}$  capacitor (not  $R_B$ ) should be the component closer to the  $V_{CON}$  pin, as shown in *Figure 6*. This allows for better bypass of the control voltage set at  $V_{CON}$ .
- 3. Run the feedback trace (from  $\mathbf{V}_{\text{OUT}}$  to FB) away from noise sources.
- 4. Connect SGND to a quiet GND plane.
- 5. Provide enough PCB area for proper heatsinking. Refer to the Electrical Characteristics table for example  $\theta_{JA}$  values for different board areas. Also, refer to AN-2020 for additional thermal design hints.

Refer to the evaluation board application note (AN-2166) for a complete board layout example.

# Physical Dimensions inches (millimeters) unless otherwise noted



**NS Package Number SE08A** 

# **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Pro                            | oducts                       | Design Support                  |                                |  |
|--------------------------------|------------------------------|---------------------------------|--------------------------------|--|
| Amplifiers                     | www.national.com/amplifiers  | WEBENCH® Tools                  | www.national.com/webench       |  |
| Audio                          | www.national.com/audio       | App Notes                       | www.national.com/appnotes      |  |
| Clock and Timing               | www.national.com/timing      | Reference Designs               | www.national.com/refdesigns    |  |
| Data Converters                | www.national.com/adc         | Samples                         | www.national.com/samples       |  |
| Interface                      | www.national.com/interface   | Eval Boards                     | www.national.com/evalboards    |  |
| LVDS                           | www.national.com/lvds        | Packaging                       | www.national.com/packaging     |  |
| Power Management               | www.national.com/power       | Green Compliance                | www.national.com/quality/green |  |
| Switching Regulators           | www.national.com/switchers   | Distributors                    | www.national.com/contacts      |  |
| LDOs                           | www.national.com/ldo         | Quality and Reliability         | www.national.com/quality       |  |
| LED Lighting                   | www.national.com/led         | Feedback/Support                | www.national.com/feedback      |  |
| Voltage References             | www.national.com/vref        | Design Made Easy                | www.national.com/easy          |  |
| PowerWise® Solutions           | www.national.com/powerwise   | Applications & Markets          | www.national.com/solutions     |  |
| Serial Digital Interface (SDI) | www.national.com/sdi         | Mil/Aero                        | www.national.com/milaero       |  |
| Temperature Sensors            | www.national.com/tempsensors | SolarMagic™                     | www.national.com/solarmagic    |  |
| PLL/VCO                        | www.national.com/wireless    | PowerWise® Design<br>University | www.national.com/training      |  |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com