BATRON

Specification

BTHQ 128064AVD1-FSTF-12-LEDMULTIPRO-COG

Doc. No.: COG-BTD12864B-01 REV.A

Version October 2008

DOCUMENT REVISION HISTORY

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2008.10.21	First Release.	LINDA ZHU	AIRLUN ZHU

Supplied by:
Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602
Fax: +44 (0)1493 665111

Email: sales@midasdisplays.com
Website: www.midasdisplays.com

CONTENTS

		Page No.
1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	INTERFACE SIGNALS	8
4.	ABSOLUTE MAXIMUM RATINGS	10
4.1	ELECTRICAL MAXIMUM RATINGS – FOR IC ONLY	10
4.2	ENVIRONMENTAL CONDITION	10
5.	ELECTRICAL SPECIFICATIONS	11
5.1	TYPICAL ELECTRICAL CHARACTERISTICS	11
5.2	TIMING SPECIFICATIONS	12
6.	COMMAND TABLE	15
7.	LCD COSMETIC CONDITIONS	16
8.	REMARK	16

Specification
of
LCD Module Type
Model No.: COG-BTD12864B-01

1. General Description

- 128 x 64 Dots FSTN B&W Positive Transflective Dot Matrix LCD Module.
- Viewing angle: 12 o'clock.
- Driving scheme: 1/65 duty, 1/7 bias.
- SITRONIX ST7565P (COG) LCD Controller/ driver or equivalant
- FPC connection.
- Red & Green & Blue Tricolor LED02 backlight.
- "RoHS " compliance.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	56.8(W) x 71.3(H) x 10.1(D)	mm
Viewing area	50.60(W) x 31.0(H)	mm
Active area	46.577(W) x 27.697(H)	mm
Display format	128(W) x 64(H)	dots
Dot size	0.349(W) x 0.418(H)	mm
Dot spacing	0.015(W) x 0.015(H)	mm
Dot pitch	0.364(W) x 0.433(H)	mm
Weight	Approx: 15	grams

Supplied by:
Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU
Telephone: +44 (0)1493 602602
Fax: +44 (0)1493 665111
Email: sales@midasdisplays.com
Website: www.midasdisplays.com



Supplied by:
Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602
Fax: +44 (0)1493 665111

Email: **sales@midasdisplays.com**
Website: **www.midasdisplays.com**



Figure 2: Block Diagram.

5.5 Reference circuit



Figure 3: Reference Circuit

3. Interface signals

Table 2(a): Pin Assignment

<table>
<tr><th>Pin No.</th><th>Symbol</th><th>Description</th></tr>
<tr><td>1</td><td>P/S</td><td>This pin configures the interface to be parallel mode or serial mode.

P/S = “H”: Parallel data input/output.
P/S = “L”: Serial data input.

The following applies depending on the P/S status:
<table>
<tr><th>P/S</th><th>Data/Command</th><th>Data</th><th>Read/Write</th><th>Serial Clock</th></tr>
<tr><td>“H”</td><td>D/C</td><td>D0 to D7</td><td>$\overline{RD}$, $\overline{WR}$</td><td>X</td></tr>
<tr><td>“L”</td><td>D/C</td><td>D7</td><td>Write only</td><td>D6</td></tr>
</table>
When P/S = “L”, D0 to D5 must be fixed to “H”.

$\overline{RD}$ (E) and $\overline{WR}$ (R/W) are fixed to either “H” or “L”.
The serial access mode does NOT support read operation.</td></tr>
<tr><td>2</td><td>C86</td><td>This is the MPU interface selection pin.
C86 = “H”: 6800 Series MPU interface.
C86 = “L”: 8080 Series MPU interface.</td></tr>
<tr><td>3</td><td>V0</td><td rowspan="5">This is a multi-level power supply for the liquid crystal drive. The voltage supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below.
$V0 \geqq V1 \geqq V2 \geqq V3 \geqq V4 \geqq VSS$
When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command.
For 1/7 bias: V1= 6/7 * V0, V2=5/7 * V0, V3=2/7 *V0, V4=1/7 * V0.</td></tr>
<tr><td>4</td><td>V1</td></tr>
<tr><td>5</td><td>V2</td></tr>
<tr><td>6</td><td>V3</td></tr>
<tr><td>7</td><td>V4</td></tr>
<tr><td>8</td><td>C2-</td><td>DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal.</td></tr>
<tr><td>9</td><td>C2+</td><td>DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal.</td></tr>
<tr><td>10</td><td>C1+</td><td>DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.</td></tr>
<tr><td>11</td><td>C1-</td><td>DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal.</td></tr>
<tr><td>12</td><td>C3+</td><td>DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.</td></tr>
<tr><td>13</td><td>VOUT</td><td>DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD.</td></tr>
<tr><td>14</td><td>VSS</td><td>Ground.</td></tr>
<tr><td>15</td><td>VDD</td><td>Power supply pins for logic.</td></tr>
</table>

Table 2(b): Pin Assignment

Pin No.	Symbol	Description
16	D7	This is an 8-bit bi-directional data bus that connects to an 8-bit standard MPU data bus. When the serial interface is selected (P/S = LOW), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance. When the chip select is inactive, D0 to D7 are set to high impedance.
17	D6	
18	D5	
19	D4	
20	D3	
21	D2	
22	D1	
23	D0	
24	E($\overline{RD}$)	When connected to 8080 series MPU, this pin is treated as the "$\overline{RD}$" signal of the 8080 MPU and is LOW-active. The data bus is in an output status when this signal is "L". When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active. This is the enable clock input terminal of the 6800 Series MPU.
25	R/W($\overline{WR}$)	When connected to 8080 series MPU, this pin is treated as the "$\overline{WR}$" signal of the 8080 MPU and is LOW-active. The signals on the data bus are latched at the rising edge of the $\overline{WR}$ signal. When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type : When R/W = "H": Read. When R/W = "L": Write.
26	D/C	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command. D/C = "H": Indicates that D0 to D7 are display data. D/C= "L": Indicates that D0 to D7 are control data.
27	$\overline{CS1}$	This is the chip select signal. When /CS1 = "L", then the chip select becomes active, and data/command I/O is enabled.
28	$\overline{RES}$	When $\overline{RES}$ is set to "L", the register settings are initialized (cleared). The reset operation is performed by the /RES signal level.

4. Absolute Maximum Ratings

4.1 Electrical Maximum Ratings – for IC Only

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD	+0.3	+3.6	V
Power Supply voltage (VDD2)	VDD2	+0.3	+3.6	V
Power Supply voltage (V0, VOUT)	V0, VOUT	+0.3	+14.5	V
Power Supply voltage (V1, V2, V3, V4)	V1, V2, V3, V4	V0	+0.3	V



Figure 4

4.2 Environmental Condition

Table 4

Item	Operating Temperature (Topr)		Storage Temperature (Tstg) (Note 1)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-20°C	+65°C	Dry
Humidity (Note 1)	90% max. RH for Ta ≤ 40°C < 50% RH for 40°C < Ta ≤ Maximum operating temperature				No condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration: 11 ms Peak acceleration: 981 m/s^2 = 100g Number of shocks: 3 shocks in 3 mutually perpendicular axes.				3 directions

Note 1: Product cannot sustain at extreme storage conditions for long time.

5. Electrical Specifications

5.1 Typical Electrical Characteristics

At Ta = +25 °C, VDD = +3.3±5%, VSS = 0V.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	VDD-VSS		3.14	3.3	3.47	V
Supply voltage (LCD) (built-in)	VLCD =VDD-V5	Ta = 0 °C, Character mode VDD = +3.3V, Note 1	-	8.9	-	V
		Ta = 25 °C, Character mode VDD = +3.3V, Note 1	8.45	8.65	8.85	V
		Ta = +50 °C, Character mode VDD = +3.3V, Note 1	-	8.1	-	V
Low-level input signal voltage	V_{ILC}	Note 2	VSS	-	0.2xVDD	V
High-level input signal voltage	V_{IHC}	Note 2	0.8xVDD	-	VDD	V
Supply Current (Logic & LCD)	IDD	VDD = +3.3V,Note 1, Character mode	-	0.46	0.69	mA
		VDD = +3.3V,Note 1, Checker board mode	-	0.78	1.2	mA
Supply current of LED02 backlight	VLED (RED)	Forward voltage = 5.0V Number of LED dice = 4 dies.	-	30	40	mA
	(GREEN) VLED		-	30	40	
	(BLUE) VLED		-	30	40	
Wavelength of LED02 backlight	λ (RED)		618	-	635	nm
	λ (GREEN)		518	-	535	
	λ (BLUE)		465	-	475	
Luminance (on the backlight surface)	(RED)		50	70	-	cd/m^2
	(GREEN)		400	530	-	
	(BLUE)		85	115	-	

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

Note 2: A0, D0 to D5, D6(SCL),D7(SI),E($\overline{RD}$),R/W($\overline{WR}$),CS1,C86,P/S,$\overline{RES}$ terminals.

5.2 Timing Specifications

System Bus read/Write Characteristics 1 (For the 8080 Series MPU)

At Ta = 0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 6

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t_{AH8}		0	—	ns
Address setup time		t_{AW8}		0	—	ns
System cycle time 1	A0	t_{CYCL8}		300	—	ns
System cycle time 2		t_{CYCH8}		300	—	ns
Control LOW pulse width (Write)	$\overline{WR}$	t_{CCLW}		60	—	ns
Control LOW pulse width (Read)	$\overline{RD}$	t_{CCLR}		120	—	ns
Control HIGH pulse width (Write)	$\overline{WR}$	t_{CCHW}		60	—	ns
Control HIGH pulse width (Read)	$\overline{RD}$	t_{CCHR}		60	—	ns
Data setup time	D0 to D7	t_{DS8}		40	—	ns
Data hold time		t_{DH8}		15	—	ns
$\overline{RD}$ access time		t_{ACC8}	C_L = 100 pF	—	140	ns
Output disable time		t_{OH8}		10	100	ns

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (tCYCL(H)8 – tCCLW – tCCHW) for (tr + tf) ≤ (tCYCL(H)8 – tCCLR – tCCHR) are specified.

*2 All timing is specified using 20% and 80% of VDD as reference.

*3 tCCLW and tCCLR are specified as the overlap between $\overline{CS1}$ being LOW (CS2=HIGH) and $\overline{WR}$ and $\overline{RD}$ being at the LOW level.



Figure 5: The timing diagram of system bus read/write (For the 8080 Series MPU)

System Bus read/Write Characteristics 2 (For the 6800 Series MPU)

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 7

Item		Signal	Symbol	Condition	Rating Min.	Rating Max.	Units
Address hold time Address setup time		A0	t_{AH6} t_{AW6}		0 0	— —	ns ns
System cycle time 1 System cycle time 2		A0	t_{CYCH6} t_{CYCL6}		300 300	— —	ns ns
Data setup time Data hold time		D0 to D7	t_{DS6} t_{DH6}		40 15	— —	ns ns
Access time Output disable time			t_{ACC6} t_{OH6}	C_L = 100 pF	— 10	140 100	ns ns
Enable HIGH pulse time	Read Write	E	t_{EWHR} t_{EWHW}		120 60	— —	ns ns
Enable LOW pulse time	Read Write	E	t_{EWLR} t_{EWLW}		60 60	— —	ns ns

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (tCYCH(L)6 – tEWLW – tEWHW) for (tr + tf) ≤ (tCYCH(L)6 – tEWLR – tEWHR) are specified.

*2 All timing is specified using 20% and 80% for VDD as the reference.

*3 tEWLW and tEWLR are specified as the overlap between $\overline{CS1}$ being LOW (CS2=HIGH) and E.



Figure 6: The timing diagram of system bus read/write (For the 6800 Series MPU)

The serial interface

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 8

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period SCL HIGH pulse width SCL LOW pulse width	SCL	tSCYC tSHW tSLW		250 100 100	— — —	ns ns ns
Address setup time Address hold time	A0	tSAS tSAH		150 150	— —	ns ns
Data setup time Data hold time	SI	tSDS tSDH		100 100	— —	ns ns
CS-SCL time	CS	tCSS tCSH		150 150	— —	ns ns

Note 1: The input signal rise and fall (tr, tf) are specified at 15ns or less.

Note 2: All timing is specified using 20% and 80% of VDD as the standard.



Figure 7: The timing diagram of serial interface

Reset Timing

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 9

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		tR		—	—	1	µs
Reset LOW pulse width	RES	tRW		1	—	—	µs

Note: All timing is specified with 20% and 80% of VDD as the standard.



Figure 8: Reset Timing

6. Command Table

Table 10

	Command	Command Code A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2)	Display start line set	0	1	0	0	1	Display start address						Sets the display RAM display start line address
(3)	Page address set	0	1	0	1	0	1	1	Page address				Sets the display RAM page address
(4)	Column address set upper bit	0	1	0	0	0	0	1	Most significant column address				Sets the most significant 4 bits of the display RAM column address.
	Column address set lower bit	0	1	0	0	0	0	0	Least significant column address				Sets the least significant 4 bits of the display RAM column address.
(5)	Status read	0	0	1	Status				0	0	0	0	Reads the status data
(6)	Display data write	1	1	0	Write data								Writes to the display RAM
(7)	Display data read	1	0	1	Read data								Reads from the display RAM
(8)	ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9)	Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10)	Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11)	LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio S1D10605***** .... 0: 1/9, 1: 1/7 S1D10606***** /S1D10608***** /S1D10609***** ... 0: 1/8, 1: 1/6 S1D10607***** 0: 1/6, 1: 1/5
(12)	Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15)	Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction, 1: reverse direction
(16)	Power control set	0	1	0	0	0	1	0	1	Operating mode			Select internal power supply operating mode
(17)	V_5 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio			Select internal resistor ratio (Rb/Ra) mode
(18)	Electronic volume mode set	0	1	0	1	0	0	0	0	0	0	1	
	Electronic volume register set	0	1	0	*	*	Electronic volume value						Set the V_5 output voltage electronic volume register
(19)	Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0	0 1	0: OFF, 1: ON
	Static indicator register set	0	1	0	*	*	*	*	*	*	Mode		Set the flashing mode
(20)	Power saver												Display OFF and display all points ON compound command
(21)	NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(22)	Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

7. LCD Cosmetic Conditions

a.) Reference document follow VL-QUA-012B.

b.) LCD size of the product is small.

Supplied by:
Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602
Fax: +44 (0)1493 665111

Email: sales@midasdisplays.com
Website: www.midasdisplays.com