

Specification

BTHQ 128064AVD1-FSTF-12-LEDMULTIPRO-COG

Doc. No.: COG-BTD12864B-01 REV.A

Version October 2008



DOCUMENT REVISION HISTORY

DOCUMENT				CHANGED	CHECKED
REVISI	ON	DATE	DESCRIPTION	BY	BY
FROM	TO			D 1	DI
	Α	2008.10.21	First Release.	LINDA ZHU	AIRLUN
					ZHU



CONTENTS

Page No.

1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	INTERFACE SIGNALS	8
4. 4.1 4.2	ABSOLUTE MAXIMUM RATINGS ELECTRICAL MAXIMUM RATINGS – FOR IC ONLY ENVIRONMENTAL CONDITION	10 10 10
5. 5.1 5.2	ELECTRICAL SPECIFICATIONS TYPICAL ELECTRICAL CHARACTERISTICS TIMING SPECIFICATIONS	11 11 12
6.	COMMAND TABLE	15
7.	LCD COSMETIC CONDITIONS	16
8.	REMARK	16



Specification of LCD Module Type Model No.: COG-BTD12864B-01

1. General Description

- 128 x 64 Dots FSTN B&W Positive Transflective Dot Matrix LCD Module.
- Viewing angle: 12 o'clock.
- Driving scheme: 1/65 duty, 1/7 bias.
- ""'UKVTQP KZ ''UV9787R'*EQI +'NEF 'Eqpstqmgt 1'f tksgt ''qt ''gs wkscncpv
- FPC connection.
- Red & Green & Blue Tricolor LED02 backlight.
- "RoHS" compliance.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications				
Outline dimensions	56.8(W) x 71.3(H) x 10.1(D)	mm			
Viewing area	50.60(W) x 31.0(H)	mm			
Active area	46.577(W) x 27.697(H)	mm			
Display format	128(W) x 64(H)	dots			
Dot size	0.349(W) x 0.418(H)	mm			
Dot spacing	0.015(W) x 0.015(H)	mm			
Dot pitch	0.364(W) x 0.433(H)	mm			
Weight	Approx: 15	grams			

 Supplied by:

 Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

 Telephone: +44 (0)1493 602602
 Email: sales@midasdisplays.com

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111 Email: sales@midasdisplays.com Website: www.midasdisplays.com



Supplied by:

Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111 Email: <u>sales@midasdisplays.com</u> Website: <u>www.midasdisplays.com</u>

BATRON





Figure 2: Block Diagram.

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU



5.5 Reference circuit



Figure 3: Reference Circuit

Fax: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111



3. Interface signals

Table 2(a): Pin Assignment

Pin No.	Symbol	Description							
		This pin configures the interface to be parallel mode or serial mode.							
	D/C	P/S = "H": Parallel data input/output. $P/S = "L": Serial data input.$ The following applies depending on the P/S status:							
I	P/S	P/S Data/Command Data Read/Write Serial Clock							
		$\begin{array}{ c c c c c c c c c c c c c c c c c c c$							
		"L" D/C D7 Write only D6							
		When $P/S = "L"$, D0 to D5 must be fixed to "H".							
		\overline{RD} (E) and \overline{WR} (R/W) are fixed to either "H" or "L".							
		The serial access mode does NOT support read operation.							
		This is the MPU interface selection pin.							
2	C86	C86 = "H": 6800 Series MPU interface.							
		C86 = "L": 8080 Series MPU interface.							
3	V0	This is a multi-level power supply for the liquid crystal drive. The voltage							
4	V1	supply applied is determined by the liquid crystal cell, and is changed							
5	V2	through the use of a resistive voltage divided or through changing the							
6	V3	and must maintain the relative magnitudes shown below							
7	V4	and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. For 1/7 bias: V1= 6/7 * V0 V2=5/7 * V0 V3=2/7 * V0 V4=1/7 * V0							
8	C2-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal.							
9	C2+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal.							
10	C1+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.							
11	C1-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal.							
12	C3+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.							
13	VOUT	DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD.							
14	VSS	Ground.							
15	VDD	Power supply pins for logic.							

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU



Table 2(b): Pin Assignment

Pin No.	Symbol	Description
16	D7	
17	D6	This is an 8-bit bi-directional data bus that connects to an 8-bit standard MPU
18	D5	data bus.
19	D4	When the serial interface is selected ($P/S = LOW$), then D/ serves as the serial detainment terminal (SD) and D(serves as the serial details inset terminal (SCI)
20	D3	data input terminal (SI) and Do serves as the serial clock input terminal (SCL).
21	D2	At this time, D0 to D5 are set to high impedance. When the chin select is inactive, D0 to D7 are set to high impedance.
22	D1	when the emp select is macrive, Do to D7 are set to high impedance.
23	D0	
24	E(RD)	When connected to 8080 series MPU, this pin is treated as the "RD" signal of the 8080 MPU and is LOW-active. The data bus is in an output status when this signal is "L". When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active. This is the enable clock input terminal of the 6800 Series MPU.
25	R/W(WR)	When connected to 8080 series MPU, this pin is treated as the " \overline{WR} " signal of the 8080 MPU and is LOW-active. The signals on the data bus are latched at the rising edge of the \overline{WR} signal. When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type : When R/W = "H": Read. When R/W = "L": Write.
26	D/C	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command. D/C = "H": Indicates that D0 to D7 are display data. D/C = "L": Indicates that D0 to D7 are control data.
27	$\overline{\text{CS1}}$	This is the chip select signal. When $/CS1 = "L"$, then the chip select becomes active, and data/command I/O is enabled.
28	RES	When $\overline{\text{RES}}$ is set to "L", the register settings are initialized (cleared). The reset operation is performed by the /RES signal level.

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

BATRON

4. Absolute Maximum Ratings

4.1 Electrical Maximum Ratings – for IC Only

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD	+0.3	+3.6	V
Power Supply voltage (VDD2)	VDD2	+0.3	+3.6	V
Power Supply voltage (V0, VOUT)	V0, VOUT	+0.3	+14.5	V
Power Supply voltage (V1, V2, V3, V4)	V1, V2, V3, V4	V0	+0.3	V



Figure 4

4.2 Environmental Condition

Table 4

	Operating		Storage		
Item	Temperature		Tempe	rature	Remark
	(To	pr)	(Ts	tg)	
			(Not	e 1)	
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-20°C	+65°C	Dry
United (Nate 1)	90% max. RI	No condensation			
Humany (Note 1)	< 50% RH fo temperature	No condensation			
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: Amplitude: Duration: 20	3 directions			
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duratio Peak accelera Number of sl perpendicula	3 directions			

Note 1: Product cannot sustain at extreme storage conditions for long time.

 Supplied by:

 Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

 Telephone: +44 (0)1493 602602
 Email: sales@midasdisplays.com

 Fax: +44 (0)1493 665111
 Website: www.midasdisplays.com

BATRON

5. Electrical Specifications

5.1 Typical Electrical Characteristics

At Ta = +25 °C, VDD = +3.3±5%, VSS = 0V.

		Table 5				
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VDD-VSS		3.14	3.3	3.47	V
Supply voltage (LCD) (built-in)	VLCD =VDD-V5	Ta = 0 °C, Character mode VDD = +3.3V, Note 1	_	8.9	-	V
		Ta = 25 °C, Character mode VDD = $+3.3V$, Note 1	8.45	8.65	8.85	V
		Ta = $+50 \text{ °C}$, Character mode VDD = $+3.3$ V, Note 1	-	8.1	-	v
Low-level input signal voltage	V _{ILC}	Note 2	VSS	-	0.2xVDD	V
High-level input signal voltage	V _{IHC}	Note 2	0.8xVDD	-	VDD	V
Supply Current (Logic & LCD)	IDD	VDD = +3.3V,Note 1, Character mode	-	0.46	0.69	mA
		VDD = +3.3V,Note 1, Checker board mode	-	0.78	1.2	mA
Supply current of LED02	VLED (RED)		_ '*******	""""52""""	'''''''62	
backlight	(GREEN) VLED		_ '*******	""""52"	''62	mA
	(BLUE) VLED	Forward voltage	_ '""""""	""""52	''62	
Wavelength of	λ (RED)	- 5.0 V	618	-	635	
LED02	λ (GREEN)	Number of LED dice	518	-	535	nm
backlight	λ (BLUE)	= 4 dies.	465	-	475	
Luminance (on	(RED)		50	70	-	
the backlight	(GREEN)		400	530	-	cd/m ²
surface)	(BLUE)		85	115	_	

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

Note 2: A0, D0 to D5, D6(SCL), D7(SI), $E(\overline{RD})$, $R/W(\overline{WR})$, CS1, C86, P/S, \overline{RES} terminals.

BATRON

5.2 Timing Specifications

System Bus read/Write Characteristics 1 (For the 8080 Series MPU) At Ta = 0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 6

· · · · · · · · · · · · · · · · · · ·	6:	6	A = = = = = = = = = = = = = = = = = = =	Rat	Unito	
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	A0	tans		0	—	ns
Address setup time		taws		0	—	ns
System cycle time 1	A0	tCYCL8		300		ns
System cycle time 2		tсүсн8		300	—	ns
Control LOW pulse width (Write)	WR	tccLw		60	—	ns
Control LOW pulse width (Read)	RD	t CCLR		120	—	ns
Control HIGH pulse width (Write)	WR	tccнw		60		ns
Control HIGH pulse width (Read)	RD	tcchr		60	—	ns
Data setup time	D0 to D7	tosa		40		ns
Data hold time		tona		15		ns
RD access time		tacc8	CL = 100 pF		140	ns
Output disable time		toн8		10	100	ns
		1	1	1	1	1

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast,

 $(tr + tf) \le (tCYCL(H)8 - tCCLW - tCCHW)$ for $(tr + tf) \le (tCYCL(H)8 - tCCLR - tCCHR)$ are specified.

*2 All timing is specified using 20% and 80% of VDD as reference.

*3 tCCLW and tCCLR are specified as the overlap between $\overline{CS1}$ being LOW (CS2=HIGH) and \overline{WR} and \overline{RD} being at the LOW level.





Supplied by:Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DUTelephone: +44 (0)1493 602602Fax: +44 (0)1493 665111Email: sales@midasdisplays.comWebsite: www.midasdisplays.com



System Bus read/Write Characteristics 2 (For the 6800 Series MPU)

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

lt.a.ma	Clamal	Cumhal	Canditian	Rating		linito	
Item	Signai	Symbol	Symbol Condition		Max.	UIIIS	
Address hold time Address setup time		A0	tah6 taw6		0 0		ns ns
System cycle time 1 System cycle time 2		A0	tcych6 tcycL6		300 300		ns ns
Data setup time Data hold time		D0 to D7	tose tore		40 15		ns ns
Access time Output disable time			tacce tohe	C∟ = 100 pF	10	140 100	ns ns
Enable HIGH pulse time	Read Write	E	tewhr tewhw		120 60		ns ns
Enable LOW pulse time	Read Write	E	tewlr tewlw		60 60		ns ns

Table 7

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) \leq (tCYCH(L)6 - tEWLW - tEWHW) for (tr + tf) \leq (tCYCH(L)6 - tEWLR - tEWHR) are specified.

*2 All timing is specified using 20% and 80% for VDD as the reference.

*3 tEWLW and tEWLR are specified as the overlap between $\overline{\text{CS1}}$ being LOW (CS2=HIGH) and E.



Figure 6: The timing diagram of system bus read/write (For the 6800 Series MPU) Supplied by:

Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU



The serial interface

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 8

Itom	Signal	Symbol	Condition	Ra	- Units	
	Signal	Symbol	Condition	Min. Max		
Serial Clock Period SCL HIGH pulse width SCL LOW pulse width	SCL	tscүc tsнw tsLw		250 100 100	_	ns ns ns
Address setup time Address hold time	A0	tsas tsaн		150 150	_	ns ns
Data setup time Data hold time	SI	tsps tspн		100 100		ns ns
CS-SCL time	CS	tcss tcsн		150 150	_	ns ns

Note 1: The input signal rise and fall (tr, tf) are specified at 15ns or less.

Note 2: All timing is specified using 20% and 80% of VDD as the standard.



Figure 7: The timing diagram of serial interface

Reset Timing

At Ta =0 °C to +50 °C, VDD = +3.3V±5%, VSS = 0V.

Table 9

Item	Signal	Symbol	Condition		Unite		
		Symbol	condition	Min.	Тур.	Max.	Units
Reset time		tR			_	1	μs
Reset LOW pulse width	RES	trw		1	—	—	μs

Note: All timing is specified with 20% and 80% of VDD as the standard.





Supplied by:

Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU

Telephone: +44 (0)1493 602602 **Fax:** +44 (0)1493 665111



6. Command Table

<u>Table 10</u>

		Command Code											
	Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2)	Display start line set	0	1	0	0	1		Disp	Display start address				Sets the display RAM display start line address
(3)	Page address set	0	1	0	1	0	1	1	F	Page a	ddres	s	Sets the display RAM page
(4)	Column address set upper bit	0	1	0	0	0	0	1	M co	Most significant column address		nt ss	address Sets the most significant 4 bits of the display RAM column address.
	Column address set lower bit	0	1	0	0	0	0	0	Le	Least significant column address			Sets the least significant 4 bits of the display RAM column address.
(5)	Status read	0	0	1	ļ	Sta	atus		0	0	0	0	Reads the status data
(6)	Display data write	1	1	0				Write	data				Writes to the display RAM
(7)	Display data read	1	0	1				Read	data				Reads from the display RAM
(8)	ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9)	Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10)	Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11)	LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio S1D10605***** 0: 1/9, 1: 1/7 S1D10606***** /S1D10608***** /S1D10609***** 0: 1/8, 1: 1/6 S1D10607***** 0: 1/6, 1: 1/5
(12)	Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15)	Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction, 1: reverse direction
(16)	Power control set	0	1	0	0	0	1	0	1	Operating mode		ng	Select internal power supply operating mode
(17)	V5 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Res	istor r	atio	Select internal resistor ratio (Rb/Ra) mode
(18)	Electronic volume mode set	0	1	0	1	0	0	0	0	0	0	1	
	Electronic volume register set	0	1	0	*	*		Electro	ronic volume value				Set the V5 output voltage electronic volume register
(19)	Static indicator	0	1	0	1	0	1	0	1	1	0	0	0: OFF, 1: ON
	Static indicator register set	0	1	0	*	*	*	*	*	*	Мо	de	Set the flashing mode
(20)	Power saver	<u>.</u>											Display OFF and display all points ON compound command
(21)	NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(22)	Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU



7. LCD Cosmetic Conditions

- a.) Reference document follow VL-QUA-012B.
- b.) LCD size of the product is small.

Supplied by: Midas Components Limited, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU