

4 A Dual-Channel Gate Driver

ADuM3220

FEATURES

4 A peak output current
Precise timing characteristics
60 ns maximum isolator and driver propagation delay

5 ns maximum channel-to-channel matching

High junction temperature operation: 125°C

3.3 V to 5 V input logic

4.5 V to 18 V output drive

UVLO at 2.5 V V_{DD1} and 4.1 V V_{DD2}

Thermal shutdown protection at >150°C

Output shoot-through logic protection

Default low output

High frequency operation: dc to 1 MHz

CMOS input logic levels

High common-mode transient immunity: >25 kV/ μ s

Enhanced system-level ESD performance per IEC 61000-4-x

UL 1577 2500 V rms input-to-output withstand voltage

(pending)

Small footprint and low profile

Narrow body, RoHS-compliant, 8-lead SOIC

5 mm \times 6 mm \times 1.6 mm

APPLICATIONS

Isolated synchronous dc/dc converters MOSFET/IGBT gate drivers

GENERAL DESCRIPTION


The ADuM3220 1 is a 4 A isolated, dual-channel gate driver based on the Analog Devices, Inc., iCoupler * technology. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to the alternatives, such as the combination of pulse transformers and gate drivers.

The ADuM3220 isolator provides two independent isolation channels. It has a maximum propagation delay of 60 ns and 5 ns channel-to-channel matching. In comparison to gate drivers employing high voltage level translation methodologies, the ADuM3220 offers the benefit of true, galvanic isolation between the input and each output, enabling voltage translation across the isolation barrier. The ADuM3220 has shoot-through protection logic and a default output low characteristic as required for gate drive applications. It operates with an input supply voltage ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems. The outputs may be operated at supply voltages from 5 V to 18 V, which supports typical gate drive voltages for synchronous dc/dc converters.

The ADuM3220 isolator contains various circuit and layout enhancements to provide increased capability relative to system-level IEC 61000-4-x testing (ESD, burst, and surge). The precise capability in these tests is strongly determined by the design and layout of the user's board or module. For more information, see the AN-793 Application Note, ESD/Latch-Up Considerations with iCoupler Isolation Products.

The ADuM3220 specifies the junction temperature from −40°C to 125°C.

FUNCTIONAL BLOCK DIAGRAM



¹ Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Operation	3
Electrical Characteristics—3.3 V Operation	4
Package Characteristics	5
Regulatory Information	5
Insulation and Safety-Related Specifications	5
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics	6
Recommended Operating Conditions	C

Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions8
Typical Performance Characteristics9
Applications Information
PC Board Layout11
Propagation Delay-Related Parameters11
Thermal Limitations and Switch Load Characteristics 11
Output Load Characteristics11
DC Correctness and Magnetic Field Immunity
Power Consumption
Insulation Lifetime
Outline Dimensions
Ordering Guide14

REVISION HISTORY

4/10—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. $4.5~V \le V_{DD1} \le 5.5~V$, $4.5~V \le V_{DD2} \le 18~V$, unless stated otherwise. All minimum/maximum specifications apply over $T_J = -40$ °C to 125°C. All typical specifications are at $T_J = 25$ °C, $V_{DD1} = 5~V$, $V_{DD2} = 10~V$. Switching specifications are tested with CMOS signal levels.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, Two Channels, Quiescent	I _{DDI(Q)}		1.2	1.5	mA	
Output Supply Current, Two Channels, Quiescent	I _{DDO(Q)}		4.7	10	mA	
Total Supply Current, Two Channels ¹						
DC to 1 MHz						
V _{DD1} Supply Current	I _{DD1(Q)}		1.4	1.7	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2(Q)}		11	17	mA	DC to 1 MHz logic signal frequency
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μΑ	$0 \le V_{IA}, V_{IB} \le V_{DD1}$
Logic High Input Threshold	V _{IH}	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	V _{IL}			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	V _{OAH} , V _{OAH}	$V_{DD2} - 0.1$	V_{DD2}		V	$I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V _{OAL} , V _{OBL}		0.0	0.15	V	$I_{Ox} = +20 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout, VDD2 Supply						
Positive-Going Threshold	V_{DD2UV+}	3.7	4.1	4.4	V	
Negative-Going Threshold	V _{DD2UV} -	3.2	3.7	4.1	V	
Hysteresis	V _{DD2UVH}		0.4		V	
Output Short-Circuit Pulsed Current ²	I _{OA(SC)} , I _{OB(SC)}	2.0	4.0		Α	$V_{DD2} = 10 \text{ V}$
SWITCHING SPECIFICATIONS						
Pulse Width ³	PW	100			ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Data Rate⁴				1	MHz	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Propagation Delay ⁵	t _{DLH} , t _{DHL}	35	45	60	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
,	t _{DLH} , t _{DHL}	36	50	68	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 17}$
Propagation Delay Skew ⁶	t _{PSK}			12	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
Channel-to-Channel Matching ⁷	t _{PSKCD}		1	5	ns	$C_1 = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
Channel-to-Channel Matching ⁶	t PSKCD		1	7	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 17}$
Output Rise/Fall Time (10% to 90%)	t _R /t _F	14	20	25	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
	t _R /t _F	14	22	28	ns	$C_L = 2 \text{ nF, V}_{DD2} = 4.5 \text{ V; see Figure 17}$
Dynamic Input Supply Current per Channel	I _{DDI(D)}		0.05		ns	$V_{DD2} = 10 \text{ V}$
Dynamic Output Supply Current per Channel	I _{DDO(D)}		1.5		ns	$V_{DD2} = 10 \text{ V}$
Refresh Rate	fr		1.2		Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 and Figure 9 for total V_{DD1} and V_{DD2} supply currents as a function of data rate.

 $^{^2}$ Short-circuit duration less than 1 μ s. Average power must conform to the limit shown under the Absolute Maximum Ratings.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{^5}$ T_{DHL} propagation delay is measured from the 90% level of the rising edge of the V_{Ix} signal to the 10% level of the rising edge of the V_{Ox} signal. T_{DHL} propagation delay is measured from the 10% level of the falling edge of the V_{Ix} signal to the 90% level of the falling edge of the V_{Ox} signal. See Figure 17 for waveforms of propagation delay parameters.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 17 for waveforms of propagation delay parameters.

⁷ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All voltages are relative to their respective ground. 3.0 V \leq V_{DD1} \leq 3.6 V, 4.5 V \leq V_{DD2} \leq 18 V, unless stated otherwise. All minimum/ maximum specifications apply over T_J = -40° C to 125°C. All typical specifications are at T_J = 25°C, V_{DD1} = 3.3 V, V_{DD2} = 10 V. Switching specifications are tested with CMOS signal levels.

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, Two Channels, Quiescent	I _{DDI(Q)}		0.7	1.0	mA	
Output Supply Current, Two Channels, Quiescent	I _{DDO(Q)}		4.7	10	mA	
Total Supply Current, Two Channels ¹						
DC to 1 MHz						
V _{DD1} Supply Current	I _{DD1(Q)}		0.8	1.0	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2(Q)}		11	17	mA	DC to 1 MHz logic signal frequency
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μΑ	$0 \le V_{IA}$, $V_{IB} \le V_{DD1}$
Logic High Input Threshold	V _{IH}	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	V _{IL}			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	V _{OAH} , V _{OAH}	$V_{\text{DD2}}-0.1$	V_{DD2}		V	$I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal, Vobl		0.0	0.15	V	$I_{Ox} = +20 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout, VDD2 Supply						
Positive Going Threshold	$V_{\text{DD2UV}+}$	3.7	4.1	4.4	V	
Negative Going Threshold	$V_{\text{DD2UV}-}$	3.2	3.7	4.1	V	
Hysteresis	V_{DD2UVH}		0.4		V	
Output Short-Circuit Pulsed Current ²	I _{OA(SC)} , I _{OB(SC)}	2.0	4.0		Α	$V_{DD2} = 10 \text{ V}$
SWITCHING SPECIFICATIONS						
Pulse Width ³	PW	100			ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Data Rate ⁴				1	MHz	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Propagation Delay⁵	t _{DLH} , t _{DHL}	36	48	62	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
	t _{DLH} , t _{DHL}	37	53	72	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 1}$
Propagation Delay Skew ⁶	t _{PSK}			12	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
Channel-to-Channel Matching ⁷	t _{PSKCD}		1	5	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
	t _{PSKCD}		1	7	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 1}$
Output Rise/Fall Time (10% to 90%)	t _R /t _F	14	20	25	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}; \text{ see Figure } 17$
	t _R /t _F	14	22	28	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure 1}$
Dynamic Input Supply Current per Channel	I _{DDI(D)}		0.025		mA/Mbps	$V_{DD2} = 10 \text{ V}$
Dynamic Output Supply Current per Channel	I _{DDO(D)}		1.5		mA/Mbps	$V_{DD2} = 10 \text{ V}$
Refresh Rate	fr		1.1		Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 and Figure 9 for total V_{DD1} and V_{DD2} supply currents as a function of data rate.

²Short-circuit duration less than 1 µs. Average power must conform to the limit shown under the .Absolute Maximum Ratings.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is quaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ T_{DLH} propagation delay is measured from the 90% level of the rising edge of the V_{Ix} signal to the 10% level of the rising edge of the V_{Ox} signal. t_{DHL} propagation delay is measured from the 10% level of the falling edge of the V_{Ix} signal to the 90% level of the falling edge of the V_{Ox} signal. See Figure 17 for waveforms of propagation delay parameters

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 17 for waveforms of propagation delay parameters.

⁷ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

PACKAGE CHARACTERISTICS

Table 3.

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions
Resistance (Input-to-Output) ¹	R _{I-O}	10 ¹²		Ω	
Capacitance (Input-to-Output) ¹	C _{I-O}	1.0		рF	f = 1 MHz
Input Capacitance	Cı	4.0		рF	
IC Junction-to-Case Thermal Resistance, Side 1	Ө _{ЈСІ}	46		°C/W	Thermocouple located at center of package underside
IC Junction-to-Case Thermal Resistance, Side 2	θιςο	41		°C/W	Thermocouple located at center of package underside

¹ The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

REGULATORY INFORMATION

The ADuM3220 approval is pending by the organizations listed in Table 4.

Table 4.

UL	CSA	VDE
Recognized under UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ²
Single/Basic 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage	Reinforced insulation, 560 V peak
	Functional insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms(1131 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

 $^{^1}$ In accordance with UL 1577, each ADuM3220 is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 5 μA). 2 In accordance with DIN V VDE V 0884-10, each ADuM3220 is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 6.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	
For Rated Mains Voltage ≤ 400 V rms			l to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V_{IORM}	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V PR	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	V_{PR}		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, t _{TR} = 10 sec	V_{TR}	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		Ts	150	°C
Side 1 Current		I _{S1}	160	mA
Side 2 Current		I _{S2}	47	mA
Insulation Resistance at T _S	$V_{IO} = 500 \text{ V}$	R_{S}	>109	Ω




Figure 2. Thermal Derating Curve; Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10. Safety-limiting current is defined as the average current at maximum V_{DD}.

RECOMMENDED OPERATING CONDITIONS

Table 7.

Parameter	Symbol	Min	Max	Unit
Operating Junction Temperature	Τ _J	-40	+125	°C
Supply Voltages ¹	V_{DD1}	3.0	5.5	V
	V_{DD2}	4.5	18	V
V _{DD1} Rise Time	T_{VDD1}		1	V/µs
Common-Mode Transient Immunity, Input to Output		-25	+25	kV/µs
Input Signal Rise and Fall Times			1	ms

¹ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 8.

Parameter	Symbol	Rating
Storage Temperature	T _{ST}	−55°C to +150°C
Operating Temperature	T _A	−40°C to +125°C
Supply Voltage Ranges ¹	V_{DD1}	−0.5 V to +7.0 V
	V_{DD2}	−0.5 V to +27 V
Input Voltage Range ^{1, 2}	VIA, VIB	$-0.5 \text{ V to V}_{DDI} + 0.5$
Output Voltage Range ^{1, 2}	V _{OA} , V _{OB}	-0.5 to $V_{DDO} + 0.5$
Average Output Current, per Pin ³	lo	-23 mA to +23 mA
Common-Mode Transients ⁴	CM _H , CM _L	–100 kV/μs to +100 kV/μs

¹ All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 9. Maximum Continuous Working Voltage¹

Parameter	Max	Unit	Constraint
AC Bipolar Voltage ²	565	V peak	50-year minimum lifetime
AC Unipolar Voltage ³			
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Basic Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage ⁴			
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Basic Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

¹Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively.

³ See Figure 2 for information on maximum allowable current for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

² See Figure 21.

³ See Figure 22.

⁴ See Figure 23.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 3.0 V to 5.5 V.
2	VIA	Logic Input A.
3	V _{IB}	Logic Input B.
4	GND ₁	Ground 1. Ground reference for Isolator Side 1.
5	GND₂	Ground 2. Ground reference for Isolator Side 2.
6	V _{OB}	Logic Output B.
7	V _{OA}	Logic Output A.
8	V_{DD2}	Supply Voltage for Isolator Side 2, 7 V to 18 V.

Table 11. Truth Table (Positive Logic)

V _{IA} Input	V _{IB} Input	V _{DD1} State	V _{DD2} State	V _{OA} Output	V _{OB} Output	Notes
L	L	Powered	Powered	L	L	
L	Н	Powered	Powered	L	Н	
Н	L	Powered	Powered	Н	L	
Н	Н	Powered	Powered	L	L	
X	X	Unpowered	Powered	L	L	Outputs return to the input state within 1 μ s of V_{DDI} power restoration.
X	X	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1 μ s of V_{DDO} power restoration.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Output Waveform for 2 nF Load with 10 V Output Supply




Figure 5. Output Waveform for 1 nF Load with 10 V Output Supply




Figure 6. Output Waveform for 1 nF Load with 5 Ω Series Resistance and 10 V Output Supply




Figure 7. Typical Maximum Load vs. Switching Frequency ($R_G = 1 \Omega$)




Figure 8. Typical IDD1 Supply Current vs. Frequency




Figure 9. Typical IDD2 Supply Current vs. Frequency with 2 nF Load




Figure 10. Typical Propagation Delay vs. Temperature




Figure 11. Typical Propagation Delay vs. Input Supply Voltage, $V_{DD2} = 10 \text{ V}$




Figure 12. Typical Propagation Delay vs. Output Supply Voltage, $V_{DD1} = 5 \text{ V}$




Figure 13. Typical Rise/Fall Time Variation vs. Output Supply Voltage




Figure 14. Typical Propagation Delay Channel-to-Channel Matching vs.
Output Supply Voltage




Figure 15. Typical Propagation Delay Channel-to-Channel Matching vs. $Temperature, V_{DD2} = 10 V$

APPLICATIONS INFORMATION

PC BOARD LAYOUT

The ADuM3220 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins, as shown in Figure 16. Use a small ceramic capacitor with a value between 0.01 μF and 0.1 μF to provide a good high frequency bypass. On the output power supply pin, $V_{\rm DD2}$ it is recommended to also add a 10 μF value to provide the charge required to drive the gate capacitance at the ADuM3220 outputs. On the output supply pins, the bypass capacitors use of vias should be avoided or multiple vias should be employed to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin should not exceed 20 mm.




Figure 16. Recommended PCB Layout

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. The ADuM3220 specifies $t_{\rm DLH}$ (see Figure 17) as the time between the rising input high logic threshold, $V_{\rm IH}$, to the output rising 10% threshold. Likewise, the falling propagation delay, $t_{\rm DHL}$, is defined as the time between the input falling logic low threshold, $V_{\rm IL}$, and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, as is the industry standard for gate drivers.




Figure 17. Propagation Delay Parameters

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM3220 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM3220 components operating under the same conditions.

THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the part, and heat is, therefore, dissipated mainly through the package pins.

Package thermal dissipation limits the performance of switching frequency versus output load, as illustrated in Figure 7, for the maximum load capacitance that can be driven with a 1 Ω series gate resistance for different values of output voltage. For example, this curve shows that a typical ADuM3220 can drive a large MOSFET with 120 nC gate charge at 8 V output (which is equivalent to a 15 nF load) up to a frequency of about 300 kHz.

OUTPUT LOAD CHARACTERISTICS

The ADuM3220 output signals depend on the characteristics of the output load, which is typically an N-channel MOSFET. The driver output response to an N-channel MOSFET load can be modeled with a switch output resistance (R_{sw}), an inductance due to the printed circuit board trace (L_{trace}), a series gate resistor (R_{gate}), and a gate to source capacitance (C_{gs}), as shown in Figure 18.

 R_{SW} is the switch resistance of the internal ADuM3220 driver output, which is about 1.5 $\Omega.$ R_{gate} is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver would have a typical intrinsic gate resistance of about 1 Ω and a gate-to-source capacitance, C_{gs} , of between 2 nF and 10 nF. Lt_{race} is the inductance of the printed circuit board trace, typically a value of 5 nH or less for a well designed layout with a very short and wide connection from the ADuM3220 output to the gate of the MOSFET.

The following equation defines the Q factor of the RLC circuit, which indicates how the ADuM3220 output responds to a step change. For a well damped output, Q is less than one. Adding a series gate resistance dampens the output response.

$$Q = \frac{1}{(R_{sw} + R_{gate})} \times \sqrt{\frac{L_{trace}}{C_{gs}}}$$

In Figure 4 and Figure 5, the ADuM3220 output waveforms for 10 V output are shown for a C_{gs} of 2 nF and 1 nF, respectively. Note the ringing of the output in Figure 5 with C_{gs} of 1 nF and a calculated Q factor of 1.5, where less than one is desired for good damping.

Output ringing can be reduced by adding a series gate resistance to dampen the response. For applications using a 1 nF or less load, it is recommended to add a series gate resistor of about 5 Ω . As shown in Figure 6, R_{gate} is 5 Ω , which yields a calculated Q-factor of about 0.3, and illustrates a damped response in comparison with Figure 5.




Figure 18. RLC Model of the Gate of an N-Channel MOSFET

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (\sim 1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 2 μ s at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no internal pulses for more than about $5~\mu s$, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. In addition, the outputs are in a low default state while the power is coming up before the UVLO threshold is crossed.

The ADuM3220 is immune to external magnetic fields. The limitation on the ADuM3220 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3220 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum_{n} \pi r_n^2, n = 1, 2, ..., N$$

where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM3220 and an imposed requirement that the induced voltage is at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 19.




Figure 19. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from $>1.0~\rm V$ to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3220 transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3220 is immune and only can be affected by extremely large currents operated at a high frequency and very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM3220 to affect the component's operation.




Figure 20. Maximum Allowable Current for Various Current-to-ADuM3220 Spacings

POWER CONSUMPTION

The supply current at a given channel of the ADuM3220 isolator is a function of the supply voltage, channel data rate, and channel output load.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)}$$

$$f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$

$$f > 0.5 f_r$$

For each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO(Q)} & f \leq 0.5 f_r \\ I_{DDO} &= \left(I_{DDO(D)} + (0.5) \times C_L V_{DDO}\right) \times (2f - f_r) + I_{DDO(Q)} \\ & f > 0.5 f_r \end{split}$$

where:

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total I_{DD1} and I_{DD2} supply current, the supply currents for each input and output channel corresponding to I_{DD1} and I_{DD2} are calculated and totaled.

Figure 8 provides total input $I_{\rm DD1}$ supply current as a function of data rate for both input channels. Figure 9 provides total $I_{\rm DD2}$ supply current as a function of data rate for both outputs loaded with 2 nF capacitance.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3220.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.


The values shown in Table 9 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM3220 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst case for the iCoupler products and is also the 50-year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 9.


Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.







OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters (inches)

ORDERING GUIDE

Model ¹	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Channel-to- Channel Matching (ns)	Junction Temperature Range	Package Description	Package Option
ADuM3220ARZ	2	0	1	60	5	-40°C to 125°C	8-Lead SOIC_N	R-8
ADuM3220ARZ-RL7	2	0	1	60	5	-40°C to 125°C	8-Lead SOIC_N	R-8

 $^{^{1}}$ Z = RoHS Compliant Part.

NOTES

ADuM3220	
----------	--

NOTES