

Midas Displays, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU +44 (0)1493 602602 +44 (0)1493 665111 sales@midasdisplays.com www.midasdisplays.com

Specification

MCCOG42005A6W-BNMLWI



Contents

		Page
1.	Revision History	3
2.	General Specification	4
3.	Module Coding System	5
4.	Interface Pin Function	6
5.	Outline dimension & Block Diagram	7
6.	Timing Characteristics	9
7.	Optical Characteristics	26
8.	Absolute Maximum Ratings	27
9.	Electrical Characteristics	27
10.	Backlight Information	28
11.	Reliability	29
12.	Inspection specification	30
13.	Precautions in use of LCD Modules	34
14.	Material List of Components for RoHs	35
15.	Recommendable storage	35

_

1. Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2011/12/12	1		First issue
			120



2. General Specification

The Features of the Module is description as follow:

- Module dimension: 74.3x 36.4 x 6.0 (max.) mm³
- View area: 60.5 x 22.18 mm²
- Active area: 58.5 x 20.18 mm²
- Dot size: 0.45 x0.54 mm2
- Dot pitch: 0.5 x 0.59 mm2
- Character size: 2.45 x 4.67
- Character pitch: 2.95 x 5.17
- LCD type: STN Negative, Blue Transmissive,
- Duty: 1/3<mark>3DU</mark>TY,1/6BIAS
- View direction: 6 o'clock
- Backlight Type: LED White



Address: Telephone: Fax: Email: Website:


Midas LCD Part Number System

МС	COG	132033	Α	*	6	w	*	*	-	S	N	т	L	w	*	*
1	2	3	4	5	6	7	8	9	-	10	11	12	13	14	15	16
1	=	MC: Mida	s Compo	onents												
2	=	Blank: CO)B (chip	on boa	rd) CO	G: chip	on glas	ss								
3	=	No of dots		(e.g. 2	240064	= 240 x	: 64 dot	ts)	(e	e.g. 216	05 = 2	x 16 5m	m C.H.)		
4	=	Series														
5	=	Series Var	iant:	A to Z	Z – see	addendı	ım									
6	=	3: 3 o'cloc	k	6: 6 o ³	clock	ç): 9 o'c	lock	1	2 : 12 o'	clock					
7	=	S: Normal	l (0 to +	50 deg	C) W :	Wide t	emp. (-	20 to +	- 70 de	gC)X	: Exten	ded tem	ър (-30 -	+ 80 De	gC)	
8	=	Character	Set													
		Blank: Sta C: Chinese CB: Chine H: Hebrev K: Europy L: English M: Europy R: Cyrillio W: Europy U: Europy	e Simplif se Big 5 w ean (std) n/Japane ean (Eng ean (Eng	fied (Gr (Graph) (Engli ese (spec glish/Sc glish/G	raphic l nic Disp sh/Ger: cial) candina re <mark>ek</mark>)	Displays plays on man/Fr wi <mark>an</mark>)	lly) ench/G									
9	=	Bezel Hei	ght (whe	ere appl	icable /	/ availa	ble)									
			Top of	Bezel te	o Top		nmon		ray		2					
			- C	of PCB			pins 1 nd 2)		Edge Lit							
		Blank	9.5mm / applical	ble			nmon		ray							
			8.9 mm 7.8 mm				nmon arate		ray							
		3 4	7.8 mm			-	nmon		ray ray							
			9.5 mm				arate		ray							
			$7 \mathrm{mm}$				nmon		ray							
		7	$7 \mathrm{mm}$			Sep	arate	Aı	ray							
			6.4 mm				nmon		dge							
			6.4 mm				arate		dge							
			5.5 mm				nmon		dge							
			5.5 mm			-	arate		dge							
			6.0mm				arate		dge							
			5.0mm			-	arate		dge							
			4.7mm 3.7mm				nmon arate		dge EL							
10	=	T: TN S:	STN B:	STN B	Blue G:	STN G	rey F:	FSTN	F2: F	FSTN						
11	=	P: Positiv	e N: Ne	gative												
12	=	R: Reflect	tive M:	Transm	issive	T: Tran	sflecti	ve								
13	=	Backlight	: Blank	Reflec	tive L	: LED										
14	=	Backlight	Colour:	Y: Ye	llow-G	reen W	: Whit	е В: В	ue R:	Red A	: Ambe	er 0: Or	ange G	: Green	RGB: 1	R.G.B.
15	=	Driver Chi	ip:	Blank	: Stand	dard I	: I ² C	T: Tos	hiba T	6963C	A: Av	ant SA	P1024B	R: R	laio RA	.8835
16		** * **		•	0											

16 = Voltage Variant: e.g. 3 = 3v

4. Interface Pin Function


Pin No.	Symbol	Description
1	/RES	Reset Pin
2	VOUT	Output of the voltage converter
3	V0	Regulated voltage from voltage converter for LCD driving
4	V1	
5	V2	Bias voltage levels for LCD driving
6	V3	bias voltage levels for LCD driving
7	V4	
8	VDD	This pin is the power supply for logic circuit (VDD should rise within 10ms). In 3V IO application (VDDREG pulled low), this is a power input pin. In 5V IO application (VDDREG pulled high), this pin outputs 3V and should be connected with a capacitor to VSS.
9	VDDREG	This pin is used to enable VDD regulator in 5V I/O Application: Mode VDDREG Mode H 5V I/O Application L Low Voltage I/O Application
10	VDDIO	This pin is the power supply for bus IO buffer in both Low Voltage I/O and 5V I/O application.
11	VSS	Ground
12	SCL	This pin is used as clock input pin in I2C mode.
13	SDA	This pin is used as data/ acknowledge response output pin in I2C mode.




5. Outline Dimension & Block Diagram

5.1 APPLICATION EXAMPLES

1.Application Example I (I2C interface, 3V VDDIO mode)





2.Application Example II (I2C interface, 5V IO mode)



6.Function Block Descriptions

6.1 Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7. Before executing the next instruction, be sure that BF is not high.

6.2 Display Data Ram (DDRAM)

DDRAM stores display data of maximum 80 x 8 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number. (Refer to Figure 9-1)

Figure 6-1: DDRAM Address

MS	3					LSB	_
AC	AC5	AC4	AC3	AC2	AC1	AC0	

Display of 5-Dot Font Width Character

5-dot 4-line Display

In case of 4-line display with 5-dot font, the address range of DDARM is 00H-13H, 20H-33H, 40H-53H, 60H-73H (refer to Figure 9-5).

Figure 6-2: 4-line x 20ch. Display (5-dot Font Width)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20 ◄	-	Disp
COM1 COM8	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	←	DDR
COM9 COM16	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30	31	32	33		
CO <u>M17</u> COM24	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53		
COM25 COM32	60	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72	73		
	SEG	1																	SEG	5100		
		~	~		~	~	-	~	~	40		10	40		45	40	47	40	40	~~		
COM1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20		
COM8 COM9	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	00		
COM16	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30	31	32	33	20		
CO <u>M17</u> COM24	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53	40		
COM25 COM32	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72	73	60		
									(Afte	r Shif	t Left)								-		
					_	_	_	_														
COM1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20		
COM8	13	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12		
COM9 COM16	33	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30	31	32		
CO <u>M17</u> COM24	53	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52		
COM25 COM32	73	60	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72		
									(Afte	r Shif	t Rigl	nt)										

6.3 Timing Generation Circuit

Timing generation circuit generates clock signals for the internal operations.

6.4 Address Counter (AC)

Address Counter (AC) stores DDRAM/ CGRAM/ SEGRAM address, transferred from Instruction Register (IR). After writing into (reading from) DDRAM/ CGRAM/ SEGRAM, AC is automatically increased (decreased) by 1. In parallel and serial mode, when RS = "Low" and R/W = "High", AC can be read through DB0-DB6.

6.5 Cursor/Blink Control Circuit

It controls cursor/blink ON/OFF and black/white inversion at cursor position.

6.6 LCD Driver Circuit

LCD Driver circuit has 34 common and 100 segment signals for LCD driving. Data from SEGRAM/ CGRAM/ CGROM is transferred to 100-bit segment latch serially, and then it is stored to 100-bit shift latch. When each com is selected by 34-bit common register, segment data also output through segment driver from 100-bit segment latch. In case of 1-line display mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM8 have 1/9 duty ratio; and in 4-line mode, ICON1/ICON2 and COM1-COM32 have 1/33 duty ratio.

6.7 CGROM (Character Generator ROM)

There is 3 optional CGROMs in SSD1803A in P.66-68, which is selected by ROM1 and ROM2 pins. CGROM has 5 x 8 dots 256 Character Pattern.

6.8 CGRAM (Character Generator RAM)

CGRAM has up to 8 characters of 5 x 8 dots, selectable by OPR2 and OPR1 pins (refer to Table 6-1).

Table 6-1: CGRAM and CGROM arrangement with

(OPR2, O	PR1) =	(0, 0)														
b3-0 b7-4		0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000																
0001																

(ODP2 ODP1) = (0, 0)

(OPR2, OPR1) = (1, 0)

b3-0 b7-4		0001 0010	0011 0	100 0101	0110	0111	1000	1001	1010	1011	1100	1101	11 10	1111
0000														
0001														
(OPR2, O	PR1) = ((0, 1)		10		31		Δ						

b3-0 b7-4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	11 00	1101	11 10	1111
0000																
0001																

(OPR2, OPR1) = (1, 1)

b3-0 b7-4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000																
0001																

By writing font data to CGRAM, user defined character can be used (refer to Table 6-2). Table 6-2: Relationship between Character Code (DDRAM) and Character Pattern (CGRAM)

5x8 dots Character Pattern

C	Chara	cter (Code	(DD	RAM	Data	i)		CG	RAM	Add	ress				CG	GRAN	И Daa	ata			Pattern
D7	D6	D5	D4	D3	D2	D1	D0	A5	A4	A3	A2	A1	AO	P7	P6	P5	P4	P3	P2	P1	P0	Number
0	0	0	0	х	0	0	0	0	0	0	0	0	0	B1	B0	х	0	1	1	1	0	Pattern1
											0	0	1				1	0	0	0	1	
											0	1	0				1	0	0	0	1	
											0	1	1				1	1	1	1	1	
									-		1	0	0				1	0	0	0	1	
									-		1	0	1				1	0	0	0	1	
											1	1	0				1	0	0	0	1	
											1	1	1				0	0	0	0	0	
									-			-						-				
~	~	_	_					_			~		_	-	-				~	~		Dettern0
0	0	0	0	х	1	1	1	1	1	1	0	0	0	B1	В0	х	1	0	0	0	1	Pattern8
											0	0					1	0	0	0	1	
									-		0	1	0				1	0	0	0	1	
									-		0	1			•		1	1	1	1		
									-		1	0	0				1	0	0	0	1	
											1	1	0	/		/	-	0	0	0	1	
							-	-			1	1	1	/		/)	0	0	0	0	0	
		_			-	_		_	-	-	1	1			/	/	0	0	U	U	U	

6.9 SEGRAM (Segment Icon RAM)

SEGRAM has segment control data and segment pattern data. During display mode, ICON1 (ICON2) makes the data of SEGRAM enable to display icons. Its higher 2-bit are blinking control data, and lower 6-bits are pattern data (refer to Table 6-3 and Figure 6-3).

Table 6-3: Relationship between SEGRAM Address and Display Pattern

CT.	CDAN	r							S	EGRAI	M Data	Display	y Patter	n					
SE	GRAM	I Addr	ess			5	-dot Fo	nt Wid	th					6	-dot Fo	nt Widt	h		
A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	B1	B0	Х	S1	S2	S3	S4	S5	B1	B0	S1	S2	S3	S4	S5	S6
0	0	0	1	B1	B0	Х	S6	S7	S8	S9	S10	B1	B0	S 7	S8	S9	S10	S11	S12
0	0	1	0	B1	B0	Х	S11	S12	S13	S14	S15	B1	B0	S13	S14	S15	S16	S17	S18
0	0	1	1	B1	B0	Х	S16	S17	S18	S19	S20	B1	B0	S19	S20	S21	S22	S23	S24
0	1	0	0	B1	B0	Х	S21	S22	S23	S24	S25	B1	B0	S25	S26	S27	S28	S29	S30
0	1	0	1	B1	B0	Х	S26	S27	S28	S29	S30	B1	B0	S31	\$32	S33	S34	S35	S36
0	1	1	0	B1	B0	х	S31	\$32	S33	S34	S35	B1	B0	S37	S38	S39	S40	S41	S42
0	1	1	1	B1	B0	Х	S36	S37	S38	S39	S40	B1	B0	S43	S44	S45	S46	S47	S48
1	0	0	0	B1	B0	х	S41	S42	S43	S44	S45	B1	B0	S49	S50	S51	S52	S53	S54
1	0	0	1	B1	B0	Х	S46	S47	S48	S49	S50	B1	B0	S55	S56	S57	S58	S59	S60
1	0	1	0	B1	B0	Х	S51	\$52	S53	S54	S55	B1	B0	S61	S62	S63	S64	S65	S66
1	0	1	1	B1	B0	Х	S56	S57	S58	S59	S60	B1	B0	S67	S68	S69	S70	S71	S72
1	1	0	0	B1	B0	Х	S61	S62	S62	S64	S65	B1	B0	S73	S74	S75	S76	S77	S78
1	1	0	1	B1	B0	Х	S66	S67	S68	S69	S70	B1	B0	S79	S80	S81	S82	S83	S84
1	1	1	0	B1	B0	Х	S71	\$ 72	S73	S74	S75	B1	B0	S85	S86	S87	S88	S89	S90
1	1	1	1	B1	B0	Х	S76	S77	S78	S79	S80	B1	B0	S91	S92	S93	S94	S95	S96

1. B1, B0: Blinking control bit


Control Bit	Blinkin	ng Port
BE B1 B0	5-dot font width	6-dot font width
0 X X	No blink	No blink
1 0 0	No blink	No blink
1 0 1	D4	D5
1 1 X	D4 - D0	D5 - D0

1. S1-S80 : Icon pattern ON/OFF in 5-dot font width

S1-S96 : Icon pattern ON/OFF in 6-dot font width

2. "X": Don't care.

Figure 6-3 Relationship between SEGRAM and Segment Display



6.10 System Interface

This chip has all four kinds of interface type with MPU: I2C, serial, 4-bit bus and 8-bit bus. I2C, Serial and bus (4-bit/8-bit) is selected by IM1 and IM2 inputs, and 4-bit bus and 8-bit bus is selected

by DL bit in the instruction register.

6.10.1 I2C interface

SSD1803A supports I2C interface with a bit rate up to 400 kbits/s. It enables write/ read data or busy flag and supports only the mandatory slave feature showed below.

Slaver address could be set to "011 1100" or "011 1101" by SA0 pin.

The I2C interface send RAM data and executes the commands sent via the I2C Interface. It could send data in to the RAM. The I2C Interface is two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy. (Note: SDAin and SDAout are short together and forms SDA in SSD1803A)

Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Figure 6-4.

Start and Stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of

the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Figure 6-5.

System Configuration

The system configuration consists of

- Transmitter: the device, which sends the data to the bus
- Master: the device, which initiates a transfer, generates clock signals and terminates a transfer
- Slave: the device addressed by a master
- Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message

• Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted

• Synchronization: procedure to synchronize the clock signals of two or more devices.

Acknowledge

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I2C Interface is illustrated in Figure 6-6. **Figure 6-4: Bit transfer on the I2C-bus**





Figure 6-5: START and STOP conditions




{

{	
//set reset low	
//wait 10ms	
//set reset high	
delay(5);	
send_command(0x3a); //8bit,4line,IS=0,RE=1	
send_command(0x1e); //Set BS1 (1/6 bias)	
send_command(0x39); //8bit,4line,IS=1,RE=0	
send_command(0x1c); //Set BS0 (1/6 bias) + osc	
send_command(0x79); //Set contrast lower 4 bits	
send_command(0x5d); //Set ION, BON, contrast bits 4&5	
send_command(0x6d); //Set DON and amp ratio.	
send_command(0x0c); //Set display on	
send_command(0x01); //Clear display	

}

Figure 6-6: Acknowledge on the I2C bus




I2C Interface Protocol

The SSD1803A supports command, data read/ write addressed slaves on the bus. Before any data is transmitted on the I2C Interface, the device, which should respond, is addressed first. Two 7-bit slave addresses (0111100 to 0111101) are reserved for the SSD1803A. The R/W# is assigned to 0 for Write and 1 for Read. The I2C Interface protocol is illustrated in Figure 6-7 to 6-9.


The sequence is initiated with a START condition (S) from the I2C Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I2C Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.


A command word consists of control byte, which defines C0 and D/C#, plus a data byte. The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After the last control byte with a cleared Co bit, only data bytes will follow. The state of the D/C# bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the D/C# bit setting; either a series of display data bytes or command data bytes may follow. If the D/C# bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended SSD1803A device. If the D/C# bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I2C INTERFACE-bus master issues a STOP condition (P).

Figure 6-7: I2C write mode



Read busy flag and address/part ID (D/C#=0, R/W#=1)





During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register (IR). The data register (DR) is used as temporary data storage place for being written into or read from DDRAM/ CGRAM/SEGRAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically.

So to speak, after MPU reads DR data, the data in the next DDRAM/ CGRAM/ SEGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/ CGRAM/ SEGRAM automatically. The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data. To select register, use D/C# I2C mode.

D/C#	R/W#	Operation Operation
0	0	Instruction write operation (MPU writes Instruction code into IR)
0	1	Read busy flag (DB7) and address counter (DB0 - DB6)
1	0	Data write operation (MPU writes data into DR)
1	1	Data read operation (MPU reads data from DR/ Part ID)

Table 6-5: Bus interface operations according to D/C# and R/W# inputs

6.11 5V IO regulator

SSD1803A accepts two power supply range:

2.4-3.6V [Low Voltage I/O Application] and

4.5-5.5V [5V I/O Application]

5V IO Regulator is enabled to regulate 5V I/O input to 3V for power supply of internal circuit blocks.

Note: In 5V I/O Application, VOUT should not be lower than VDDIO.

Table 6-6 summarizes the input/ output connection of 5V IO regulator in normal application.

Table 9-6: 5V IO regulator pin description

Pin Name	Low Voltage I/O Application	5V I/O Application
VDDREG	Low, disable 5V IO regulator	High, enable 5V IO regulator
VCI	Short to VDD	Short to VDD
VDD	2.4 -3.6V	NC with stabilizing capacitor
		It outputs 3V
VDDIO	2.4 -VCI	4.5 -5.5V



6.12 LCD Driving Voltage Generator and Regulator


This module generates the LCD voltage required for display driving output.

6.12.1 External VLCD mode

When on-chip booster is turned off, VLCD can be supplied externally to V0 for display driving.


Figure 6-10: On-chip voltage converter application set up

When booster is off and voltage follower is on (Bon=0; Don=1)



A

Figure 6-11: On-chip voltage converter application set up When both booster and voltage follower is off (Bon=0; Don=0)



R1, R2, R3, R4, R5: 20K VLCD: 10V (max) * Recommanded values for 1/5 bias application

6.12.2 Internal voltage mode

a) On-chip DC-DC voltage converter

Voltage converter is available when Bon=1. Figure 6-21 shows the circuits boosting up the electric

potential between VDD - VSS toward positive side and boosted voltage is output at VOUT.

Figure 6-12: On-chip voltage converter application set up When both booster and voltage follower is on (Bon=1; Don=1)





Figure 6-13: On-chip voltage converter application set up When both booster is on and voltage follower is off (Bon=1; Don=0)




R1, R2, R3, R4, R5: 20K * Recommanded values for 1/5 bias application

b) Voltage regulator circuits (Gain) and Contrast Control

There is a voltage regulator circuits to determine liquid crystal operating voltage, V0, by adjusting resistors, Ra and Rb, within the range of |V4| < |V0|. The circuits which are turned on with voltage converter consist of an operational-amplifier circuits and a feedback gain control. VOUT is the operating voltage for the op-amp, it is required to supply internally or externally. It consists of a feedback gain control for LCD driving contrast curves, eight settings can be selected through software command (Internal resistor ratio Rab2~0).

Figure 6-14: Voltage regulator circuit



Also, software command (C1-5) is used to adjust the 64 contrast voltage levels at each voltage regulator feedback gain. The equation of calculating the LCD driving voltage is given as:


$$V0 = (1 + \frac{Rb}{Ra}) \times V_{EV} [V]$$
-----(Equation 1)

$$V_{EV} = [1 - \frac{(63 - \alpha)}{300}) \times V_{REF}][V]$$
--(Equation 2)

, where VREF = 2 and α = contrast setting (d)

Please refer to Figure 6-24 for the contrast curve with 8 sets of internal resistor network gain.

Figure 6-15: Contrast curve



c) Bias Divider

If the Don command is enabled, this circuit block will divide the voltage regulator circuit output (V0) to give the LCD driving levels. External stabilizing capacitors for the divider are optional to reduce the external hardware and pin counts.

d) Bias Ratio Selection circuitry

The software control circuit of 1/4 to 1/7 bias ratio in order to match the characteristic of LCD panel.

e) Self adjust temperature compensation circuitry

Provide 4 different compensation grade selections to satisfy the various liquid crystal temperature grades (-0.05%, -0.10%, -0.15%, -0.20%). The grading can be selected by software control. Defaulted temperature coefficient (TC) value is -0.05%/°C.

7.13 Oscillator Circuit


This module is an On-Chip low power temperature compensation oscillator circuitry. The oscillator generates the clock for the DC-DC voltage converter and the Display Timing Generator. User may choose to use internal oscillator clock or supply external clock by CLS pin.

7. Optical Characteristics

ltem	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ	CR≧2	20		40	deg
view / ligie	(H)φ	CR≧2	-30	_	30	deg
Contrast Ratio	CR	_	_	3	—	—
Response Time	T rise	_	_	350	500	ms
	T fall	—		150	200	ms

Definition of Operation Voltage, Vop.

Definition of Response Time, Tr and Tf.




Conditions:

Operating Voltage : Vop
Frame Frequency: 64 HZ

Viewing Angle($\theta \ , \ \phi$) : 0° , 0° Driving Waveform: 1/N duty, 1/a bias

Definition of viewing angle (CR \geq 2)



8. Absolute Maximum Ratings

ltem	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	-20		+70	°C
Storage Temperature	T _{ST}	-30		+80	°C
Power Supply Voltage	V _{DD}	-0.3	_	6.0	V
LCD Driver Voltage	VLCD	-0.3		15.0	V
Input Voltage	VIN	-0.3		V _{DD} +0.3	V

9. Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	VDDIO	Low Voltage I/O App.	2.4	3.0	V _{DD}	V
Supply Voltage For Logic		5V I/O App.	4.5	5.0	5.5	V
	V _{DD}		2.4	3.0	3.6	V
		Ta=-20℃			_	V
Supply Voltage For LCD	V_{O} - V_{SS}	Ta=25 ℃	—	7.8	—	V
		Ta=70 ℃	_	—	—	V
Input High Volt.	V _{IH}		0.8 V _{DDIO}		V _{DDIO}	V
Input Low Volt.	V _{IL}				$0.2 V_{\text{DDIO}}$	V
Output High Volt.	V _{OH}	_	$0.8 V_{\text{DDIO}}$		V _{DDIO}	V
Output Low Volt.	V _{OL}	_	_		$0.2 V_{\text{DDIO}}$	V
Supply LCM current	IDD	VDD=5.0V	_	1.0	—	mA

10. Backlight Information

Specification

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITION
Supply Current	ILED	43.2	48	60	mA	V= 3.5 V
Supply Voltage	v	3.4	3.5	3.6	V	-
Reverse Voltage	VR			5	V	-
Luminous Intensity (Without LCD)	IV	400	500	_	CD/M ²	ILED=48 mA
Chromaticity	x	_	0.30	_	_	—
	У	_	0.29	_	_	—
LED Life Time			50K		Hr.	ILED≦48 mA
Color	White	17	\square	NE	2	

Note: The LED of B/L is drive by current only ; driving voltage is only for reference To make driving current in safety area (waste current between minimum and maximum).

11. Reliability

Content of Reliability Test (wide temperature, -20°c~70°C)

	Environmental Test						
Test Item	Content of Test	Condition	Note				
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80℃ 200hrs	2				
Low Temperature storage	Endurance test applying the high storage temperature for a long time.	-30℃ 200hrs	1,2				
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70℃ 200hrs	-				
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20℃ 200hrs	1				
High Temperature/ Humidity Operation	The module should be allowed to stand at 60℃,90%RH max For 96hrs under no-load condition excluding the polarizer, Then taking it out and drying it at normal temperature.	60°C ,90%RH 96hrs	1,2				
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation	-20°C/70°C 10 cycles	-				
Vibration test	Endurance test applying the vibration during transportation and using.	fixed amplitude: 15mm Vibration. Frequency: 10~55Hz. One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3				
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=800V,RS= 1.5kΩ CS=100pF 1 time	 				

Note1: No dew condensation to be observed.


Note2: The function test shall be conducted after 4 hours storage at the normal temperature and humidity after remove from the test chamber.

Note3: Vibration test will be conducted to the product itself without putting it in a container.

12. Inspection specification

NO	Item	Criterion						
	nom			Onteriori		AQL		
01	Electrical Testing	defect. 1.2 Missing cha 1.3 Display mal 1.4 No function 1.5 Current con 1.6 LCD viewing 1.7 Mixed produ	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect. 					
02	Black or white spots on LCD (display only)	than three v 2.2 Densely sp 3mm	 2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm 					
03	LCD black spots, white spots, contaminatio	3.1 Round type Φ=(x + y) /		owing drawing		2.5		
	n	3.2 Line type :	(As follow	ving drawing)				
	(non-display)	_ /¥ w	Length	Width	Acceptable Q TY			
		→ L +		W≦0.02	Accept no dense	2.5		
			L≦3.0 L≤2.5	$\begin{array}{c} 0.02 \! < \! W \! \leq \! 0.03 \\ 0.03 \! < \! W \! \leq \! 0.05 \end{array}$	2			
				0.05 <w< td=""><td>As round type</td><td></td></w<>	As round type			
		If bubbles are v	visible.	Size Φ	Acceptable Q			
		judge using bla	ck spot		TY			
	Polarizer	specifications,		Ф≦0.20	Accept no			
04	bubbles	easy to find, mi check in specif		0.20<Φ≦0.50	dense 3	2.5		
		direction.	J	0.20<Φ≦0.50 0.50<Φ≦1.00	2			
				0.00 < Φ <u>1.00</u>	0			
				Total Q TY	3			

NO	Item	Criterion	AQL
05	Scratches	Follow NO.3 LCD black spots, white spots, contamination	
06	Chipped glass	Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length: 6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels: Image: the structure of the structure o	2.5



NO	Item	Criterion			
07	Cracked glass	The LCD with extensive crack is not acceptable.			
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using LCD spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 			
09	Bezel	 9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 9.2 Bezel must comply with job specifications. 			
10	PCB • COB	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 10.9 The Scraping testing standard for Copper Coating of PCB Y X * Y<=2mm² 	 2.5 2.5 0.65 2.5 0.65 0.65 2.5 2.5 2.5 2.5 		
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65		

NO	Item	Criterion	
12	General appearance	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it causes the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.9 LCD pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet. 	AQL 2.5 0.65 2.5 2.5 2.5 2.5 2.5 0.65 0.65 0.65 0.65

13. Precautions in use of LCD Modules

- 1. Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- 2. Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- 3. Don't disassemble the LCM.
- 4. Don't operate it above the absolute maximum rating.
- 5. Don't drop, bend or twist LCM.
- 6. Soldering: only to the I/O terminals.
- 7. Storage: please storage in anti-static electricity container and clean environment.
- Midas have the right to change the passive components (Resistors,capacitors and other passive components will have different appearance and color caused by the different supplier.)
- 9. Midas have the right to change the PCB Rev.

14. Material List of Components for RoHs

 Midas Components Ltd. hereby declares that all of or part of products, including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

Exhibit A : The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs			
Limited Value	100 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm			
Above limited value is set up according to PoHS									

Above limited value is set up according to RoHS.

- 2. Process for RoHS requirement :
 - (1) Use the Sn/Ag/Cu soldering surface; the surface of Pb-free solder is rougher than we used before.
 - (2) Heat-resistance temp. :

Reflow : 250°C, 30 seconds Max. ;

Connector soldering wave or hand soldering : 320° C, 10 seconds max.

(3) Temp. curve of reflow, max. Temp. : 235 \pm 5°C ;

Recommended customer's soldering temp. of connector : 280° C, 3 seconds.

15. Recommendable storage

1. Place the panel or module in the temperature 25°C±5°C and the humidity below 65% RH

2. Do not place the module near organics solvents or corrosive gases.

3. Do not crush, shake, or jolt the module