




N-Channel Logic Level Enhancement Mode Field Effect Transistor



SOT-323

Features:

- Low On-Resistance
- Low Gate Threshold Voltage
- Low Input Capacitance
- Fast Switching Speed
- Low Input / Output Leakage

Maximum Ratings:

Ratings at 25°C unless otherwise specified.

Parameter	Symbol	Value	Units
Drain-source voltage	V_{DSS}	50	V
Drain-gate voltage $R_{GS} \leq 20k\Omega$	V_{GGR}	50	V
Gate-source voltage	V_{GSS}	± 20	V
Drain current -continuous	I_D	200	mA
Power dissipation	P_D	200	mW
Thermal resistance, junction-to-ambient	$R_{\theta JA}$	417	$^{\circ}C/W$
Junction and storage temperature	T_J, T_{stg}	-55 to +150	$^{\circ}C$

N-Channel Logic Level Enhancement Mode Field Effect Transistor



Electrical Characteristics:

Ratings at 25°C unless otherwise specified

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Gate leakage current	I_{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	± 100	nA
Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	50	75	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	0.5	1.2	1.5	V
Zero gate voltage drain current	I_{DSS}	$V_{DS} = 50V, V_{GS} = 0V$	-	-	0.5	μA
Drain-source on-state resistance	$R_{DS(on)}$	$I_D = 0.22A, V_{GS} = 10V$	-	1.4	3.5	Ω
Forward transfer admittance	g_{FS}	$V_{DS} = 25V, I_D = 0.2A, f = 1MHz$	100	-	-	mS
Input capacitance	C_{ISS}	$V_{DS} = 10V, V_{GS} = 0V, f = 1MHz$	-	-	50	pF
Output capacitance	C_{OSS}		-	-	25	
Reverse transfer capacitance	C_{RSS}		-	-	8	
Turn-on delay time	$t_{D(ON)}$	$V_{DD} = 30V, I_D = 0.2A, R_{GEN} = 50\Omega$	-	-	20	ns
Turn-off delay time	$t_{D(OFF)}$		-	-		ns

Typical Characteristics:

$T_A = 25^\circ C$ unless otherwise specified




Fig. 1 Drain-Source Current vs. Drain-Source Voltage




Fig. 2 Transfer Characteristics



N-Channel Logic Level Enhancement Mode Field Effect Transistor




Fig. 3 Body Diode Current vs. Body Diode Voltage





Fig. 4 Capacitance vs. Drain-Source Voltage

Package Outline:

Plastic surface mounted package



SOT-323		
Dim.	Min.	Max.
A	1.8	2.2
B	1.15	1.35
C	1 Typ.	
D	0.15	0.35
E	0.25	0.4
G	1.2	1.4
H	0.02	0.1
J	0.1 Typ.	
K	2.2	2.4


Dimensions : Millimetres



N-Channel Logic Level Enhancement Mode Field Effect Transistor



Soldering Footprint:



Dimensions : Millimetres

Package Information:

Device	Package	Shipping
BSS138W-7-F	SOT-323	3,000 / Tape & Reel

Part Number Table

Description	Part Number
N-Channel Logic Level Enhancement Mode Field Effect Transistor	BSS138W-7-F

Important Notice : This data sheet and its contents (the "Information") belong to the members of the Premier Farnell group of companies (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2012.

www.element14.com
www.farnell.com
www.newark.com

