

WirelessUSB™-NL 2.4 GHz Low Power Radio

Features

- Fully integrated 2.4-GHz radio on a chip
- 1-Mbps over-the-air data rate
- Transmit power typical: 0 dBm
- Receive sensitivity typical: -87 dBm
- 1 µA typical ^[1] current consumption in sleep state
- Closed-loop frequency synthesis
- Supports frequency-hopping spread spectrum
- On-chip packet framer with 64-byte first in first out (FIFO) data buffer
- Built-in auto-retry-acknowledge protocol simplifies usage
- Built-in cyclic redundancy check (CRC), forward error correction (FEC), data whitening
- Supports DC ~ 12-MHz SPI bus interface
- Additional outputs for interrupt request (IRQ) generation
- Digital readout of received signal strength indication (RSSI)
- 4 × 4 mm quad flat no-leads (QFN) package, bare die, or wafer sales

Product Description

WirelessUSB™-NL, optimized to operate in the 2.4-GHz ISM band, is Cypress's third generation of 2.4-GHz low-power RF technology, bringing the next level of low-power performance into a small 4-mm × 4-mm footprint. WirelessUSB-NL implements a Gaussian frequency-shift keying (GFSK) radio

using a differentiated single-mixer, closed-loop modulation design that optimizes power efficiency and interference immunity. Closed-loop modulation effectively eliminates the problem of frequency drift, enabling WirelessUSB-NL to transmit up to 255-byte payloads without repeatedly having to pay power penalties for re-locking the phase locked loop (PLL) as in open-loop designs.

Among the advantages of WirelessUSB-NL are its fast lock times and channel switching, along with the ability to transmit larger payloads. Use of longer payload packets, compared to multiple short payload packets, can reduce overhead, improve overall power efficiency, and help alleviate spectrum crowding.

Combined with Cypress's enCoRe™ family of USB and wireless microcontrollers, WirelessUSB-NL also provides the lowest bill of materials (BOM) cost solution for PC peripheral applications such as wireless keyboards and mice, as well as best-in-class wireless performance in other demanding applications such as toys, remote controls, fitness, automation, presenter tools, and gaming.

Applications

- Wireless keyboards and mice
- Handheld remote controls
- Wireless game controllers
- Hobby craft control links
- Home automation
- Industrial wireless links and networks
- Cordless audio and low-rate video


Note

Revised January 10, 2013

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{IN} = 3 VDC, Ta = +25 °C.



Logic Block Diagram



Note
2. BRCLK signal is available on bare die only, not packaged parts.



Contents


Pin Configuration	4
Pin Descriptions	4
Functional Description	5
Power-on and Register Initialization Sequence	5
Enter Sleep and Wakeup	6
Packet Data Structure	
FIFO Pointers	6
Packet Payload Length	6
Framer: Packet Length Handling	7
MCU or Application Handles Packet Length	9
Typical Application	12
Setting the Radio Frequency	13
Crystal Oscillator	13
Minimum Pin Count	14
Reset Pull-up	
Transmit Power Control	14
Reading RSSI	
Automatic ACK	15
Receive CRC and FEC Result	15
Sync Word Selection	
Scramble On/Off Selection	16
Measuring Receiver Sensitivity	16
Receive Spurious Responses	
RF VCO Calibration	17
Regulatory Compliance	18
United States FCC	18
Register Settings for Test Purposes	19

Recommendations for PCB Layout	19
Antenna Type and Location	
IR Reflow Standard	
Register Definitions	
Recommended Register Values	26
Absolute Maximum Ratings	28
Operating Range	28
Electrical Characteristics	28
SPI	31
SPI Transaction Formats and Timing	
Specifications	32
Electrical Operating Characteristics	33
State Diagram	
Ordering Information	35
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	37
Units of Measure	37
Document History Page	38
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
	40



Pin Configuration

Figure 1. 24-pin QFN pinout (Top View)



Pin Descriptions

Table 1. CYRF8935 24-pin QFN (4 x 4 mm) pinout

Pin Number	Pin Name	Type	Description
6, 7	Test2, Test3		Reserved for factory test. Do not connect.
1, 2, 5, 8, 9, 19, 22	$V_{\rm DD1}$ to $V_{\rm DD7}$	PWR	Core power supply voltage. Connect all V_{DD} pins to V_{OUT} pin.
3, 4	ANTb, ANT	RF	Differential RF input/output. See Typical Application on page 12 for recommended antenna hookup. Each of these pins must be DC grounded, 20 k Ω or less
10	FIFO	0	FIFO status indicator bit
12, 25	GND	GND	Ground connection
11	V_{DD_IO}	PWR	V _{DD} for the digital interface
13	SPI_SS	I	Enable input for SPI, active low. Also used to bring device out of sleep state.
14	PKT	0	Transmit/receive packet status indicator bit
15	CLK	1	Clock input for SPI interface
16	MOSI	I	Data input for the SPI bus
17	MISO	O/High-Z	Data output (tristate when not active)
18	RST_n	I	RST_n Low: Chip shutdown to conserve power. Register values lost RST_n High: Turn on chip, registers restored to default value
20	V _{IN}	PWR	Unregulated input voltage to the on-chip low drop out (LDO) voltage regulator
21	V _{OUT}	PWR	+1.8 V output from on-chip LDO. Connect to all $V_{\rm DD}$ pins, do not connect to external loads.
23	XTALo	AO	Output of the crystal oscillator gain block
24	XTALi	Al	Input to the crystal oscillator gain block



Functional Description

The CYRF8935 RF transceiver can add wireless capability to a wide variety of applications.

The product is a low-cost, fully-integrated CMOS RF transceiver, GFSK data modem, and packet framer, optimized for use in the 2.4-GHz ISM band. It contains transmit, receive, RF synthesizer, and digital modem functions, with few external components. The transmitter supports digital power control. The receiver uses extensive digital processing for excellent overall performance, even in the presence of interference and transmitter impairments.

The product transmits GFSK data at approximately 0-dBm output power. Sigma-Delta PLL delivers high-quality DC-coupled transmit data path.

The low-IF receiver architecture produces good selectivity and image rejection, with typical sensitivity of –87 dBm or better on most channels. Sensitivity on channels that are integer multiples of the crystal reference oscillator frequency (12 MHz) may show approximately 5 dB degradation. Digital RSSI values are available to monitor channel quality.

On-chip transmit and receive FIFO registers are available to buffer the data transfer with MCU. Over-the-air data rate is always 1 Mbps even when connected to a slow, low-cost MCU. Built-in CRC, FEC, data whitening, and automatic retry/acknowledge are all available to simplify and optimize performance for individual applications.

Power-on and Register Initialization Sequence

For proper initialization at power up, V_{IN} must ramp up at the minimum overall ramp rate no slower than shown by T_{VIN} specification in the following figure. During this time, the RST_n line must track the V_{IN} voltage ramp-up profile to within approximately 0.2 V. Since most MCU GPIO pins automatically default to a high-Z condition at power up, it only requires a pull-up resistor, as shown in Figure 11 on page 14. When power is stable and the MCU POR releases, and MCU begins to execute instructions, RST_n must then be pulsed low as shown in Figure 2, followed by writing Reg[27] = 0x4200. During or after this SPI transaction, the State Machine status can be read to confirm FRAMER_ST= 1, indicating a proper initialization.




Figure 2. Power-on and Register Programming Sequence

Table 2. Initialization Timing Requirements


Timing Parameter	Min	Max	Unit	Notes
T _{RSU}	_	20	ms	Reset setup time necessary to ensure complete reset
T _{RPW}	1	10	μs	Reset pulse width necessary to ensure complete reset
T _{CMIN}	3	_	ms	Minimum recommended crystal oscillator and APLL settling time
T _{VIN}	-	6.5	ms/V	Maximum ramp time for V_{IN} , measured from 0 to 100% of final voltage. For example, if V_{IN} = 3.3 V, the max ramp time is 6.5 × 3.3 = 21.45 ms. If V_{IN} = 1.9 V, the max ramp time = 6.5 × 1.9 = 12.35 ms.

- After RST_n transitions from 0 to 1, BRCLK^[3] begins running at 12-MHz clock.
- After register initialization, CYRF8935 is ready to transmit or receive.

Note

^{3.} BRCLK signal is available on bare die only, not packaged parts.





Enter Sleep and Wakeup

When the MCU or application writes to the CYRF8935 register 35[14] to enter sleep mode and deasserts SPI_SS, CYRF8935 enters the sleep state where current consumption is extremely low.

Later, when SPI_SS is reasserted, CYRF8935 automatically wakes up from the sleep state. At this time the crystal oscillator is reactivated. The crystal oscillator takes 1 to 3 ms to become fully stable. During wakeup, there is no requirement to clear register 35[14] and no requirement to hold SPI_SS asserted.

There are two sleep current choices available, selectable by Reg[27] setting: $1 \mu A^{[4]}$ and $8 \mu A$. If you use the $1 \mu A$ setting, Vin must be greater than or equal to 3.0 VDC. If Vin is ever expected to be < 3.0 VDC during Sleep, use the $8 \mu A$ setting.

To achieve the lowest sleep current, a special sleep state firmware patch is required. The patch is as follows:

SLEEP PATCH: Before writing register 35 to enter sleep, write Reg[10]= 0x8FFD, wait 30 µs or more, then write Reg[10] back to the default value of 0x7FFD. Next, write Reg[35] to enter sleep, as usual.

Packet Data Structure

Figure 4. Packet Structure

				
Preamble	Sync word(s)	Trailer	<== P a y l o a d ==>	CRC

Each over-the-air CYRF8935 packet is structured as follows:

■ Preamble: 1 to 8 bytes, programmable

■ SYNC: 16/32/48/64 bits, programmable as device sync word

■ Trailer: 4 to 18 bits, programmable

■ Payload: TX/RX data

■ CRC:16-bit CRC (Optional)

FIFO Pointers

The FIFO write pointer must be cleared before the application writes data to FIFO for transmit. This is done by writing '1' to register 52[15].

After receiving a packet, the write pointer at register 52[13:8] indicates how many bytes of receive data are waiting in the FIFO buffer to be read by the user MCU or the application.

The FIFO write pointer is automatically cleared when the receiver receives SYNC.

The FIFO read pointer is automatically cleared when the receiver receives SYNC, or after transmitting SYNC in transmit mode.

Packet Payload Length

There are two ways to handle the TX/RX packet lengths in CYRF8935. If register 41[13] is equal to 1, the CYRF8935 internal framer detects the packet length based on the value of the first payload byte. If register 41[13] is equal to 0, the first byte of the payload has no particular meaning, and packet length is determined by either TX FIFO running empty or TX_EN bit cleared (see Table 3).

Note

^{4.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{IN} = 3 VDC, Ta = +25 °C.



Table 3. CYRF8935 Configuration for Packet Length

Register 41[13] PACK_LENGTH_EN	Register 41[12] FW_TERM_TX	CYRF8935 Framer Start/Stop
0 (MCU or application handles packet length)	0	Transmit stops only when Register 7 TX_EN = 0. See FW_TERM_TX = 0 (Transmit) on page 10 for details. Receive stops only when Register 7 RX_EN = 0. See FW_TERM_TX= 0 (Receive) on page 11 for details.
	1	Transmit automatically stops whenever FIFO runs empty. Receive stops only when Register 7 RX_EN = 0. See Receive Timing on page 8.
1 (CYRF8935 framer handles packet length)	x (do not care)	The first byte of payload is regarded as packet length, 0 to 255 bytes. Transmit automatically stops when all 0 to 255 bytes are transmitted. See Framer: Packet Length Handling on page 7 for details.

The following sections show the detailed timing diagrams. All timing diagrams show active high for PKT and FIFO flags. Active low is also available through register 41[10] setting.

Framer: Packet Length Handling

The CYRF8935 framer handles packet length by setting register 41[13] = 1. The first byte of the payload is regarded as packet length (this length byte is not counted in the packet length). The CYRF8935 supports packet lengths up to 255 bytes. The framer handles Tx/Rx start and stop.


Transmit Timing

The Tx timing diagram is shown in Figure 5. After MCU writes register 7[8]= TX_EN = 1, the framer automatically generates the Tx packet using payload data from the FIFO register. The frequency (RF channel) will be as specified in register 7 at the time TX EN is written to 1.

The MCU or application must load transmit data into the FIFO register before the framer sends trailer bits. You can do this by loading the transmit payload data into the FIFO register either before or after writing TX_EN = 1. For slower applications, it is easier to load the FIFO register, and then write TX_EN = 1. For the higher frame rate (faster) applications, write register 7 TX_EN = 1, and then load the FIFO register with payload data during the Tx on delay time, as shown in Figure 5.

If the packet length exceeds the FIFO length, the MCU must write FIFO data multiple times. The FIFO flag indicates whether FIFO is empty in transmit state.

Figure 5. Tx Timing Diagram when Register 41[13] = 1 (Framer Handles Packet Length)
PKT and FIFO Flags are Active High



Document Number: 001-61351 Rev. *G



Receive Timing


Figure 6 shows the Rx timing diagram. The receive process begins when the MCU writes register 7[7] = 1. At this time, the CYRF8935 framer turns on the receiver and waits while attempting to detect a valid syncword. The receive frequency is specified within register 7. The two register 7 fields of interest, RX_EN and RF_PLL_CH_NO, may be sent to CYRF8935 during the same SPI transaction. If sent in separate SPI transactions, send the RF_PLL_CH_NO first, followed by RX_EN.

If a valid syncword is found, the CYRF8935 framer processes the packet automatically. When the received packet processing is complete, the CYRF8935 framer sets the state to IDLE.

If the received packet length is longer than 63 bytes, the FIFO flag goes active, which means the MCU must read out data from the FIFO.

A valid syncword might not always be found, either due to a weak signal, multipath cancellation or devices being out of range. To accommodate such a condition and to prevent lockup, the application or the MCU must incorporate a 'receive timeout' timer.

Figure 6. Rx Timing Diagram when Register 41[13] = 1 (Framer Handles Packet Length)
PKT and FIFO Flags are Active High





MCU or Application Handles Packet Length

When register 41[13] = 0, the first byte of the payload data has no special significance and the packet length depends on register 41[12].

$FW_TERM_TX = 1$

If register 41[12] = 1, the CYRF8935 framer continues to compare the FIFO write point and the FIFO read point during packet transmission. If the MCU or application stops writing data to FIFO, the framer eventually detects that there is no data to send (FIFO is empty), and CYRF8935 exits 'cease transmission' automatically (see Figure 7).




Figure 7. Tx Timing When Register 41[13:12] = '01b PKT and FIFO Flags are Set as Active High


Note When register 41[13] = 0 (MCU or application handles packet length), never let FIFO underflow or overflow. FIFO full and empty thresholds can be controlled using register 40 FIFO_EMPTY_THRESHOLD and FIFO_FULL_THRESHOLD settings. The best value depends on SPI speed and the speed at which the MCU or application can stream the data into FIFO.



$FW_TERM_TX = 0$ (Transmit)

When register 41[13:12] = '00b, the CYRF8935 framer does not stop packet transmission until MCU or application writes register 7[8] TX_EN bit = 0. Packet transmission continues even if FIFO is empty (see Figure 8).

Figure 8. TX Timing Diagram when Register 41[13:12] = '00b PKT and FIFO Flags are Shown Active High



Note When register 41[13] = 0 (MCU or application handles packet length), never let FIFO underflow or overflow. FIFO full and empty thresholds can be controlled through register 40 FIFO_EMPTY_THRESHOLD and FIFO_FULL_THRESHOLD settings. The best value depends on SPI speed and the speed at which the MCU or application can stream the data into FIFO.



FW_TERM_TX= 0 (Receive)


When register 41[13] = 0, packet reception starts when MCU or application writes register 7[7] RX_EN = 1. At this time, the framer automatically turns on the receiver to the frequency and channel specified in register 7. After waiting for the internal synthesizer and receiver delays, the framer circuitry of the CYRF8935 begins searching the incoming signal for a syncword. When the syncword is detected, the framer sets the PKT flag active, and then starts to fill the FIFO with receive data bytes. The

PKT flag remains active until the MCU or application reads out the first byte of data from the FIFO register. After the MCU or application reads the first byte of receive data, the PKT flag goes inactive until the next Tx/Rx period.

With register 41[13:12] = '00b or '01b, the CYRF8935 framer always needs the MCU or application to write register 7[7] to 0 to stop the Rx state.


The Rx timing diagram is shown in Figure 9.

Figure 9. RX Timing Diagram when Register 41[13:12] = '00b or '01b PKT_flag and FIFO_flag are Active High





Typical Application





Setting the Radio Frequency

Programming by channel number is the easiest way to set frequency. In the CYRF8935, RF carrier frequency and RF channel number are always related by the expression:

Freq. =
$$2402 + Ch. #$$

Channel number is loaded into bits [6:0] of Register 7. Bits 7 and 8 initiate the desired Rx or Tx operation, respectively.

Some sample Register 7 examples are as shown in Table 4.

During Regulatory Compliance testing, you can jump directly to another frequency any time without going through IDLE state. If you change between Tx and Rx, however, you must pass through IDLE state. For IDLE state, write Register 7 to clear bits 8 and 7. Tx or Rx operation is initiated when Register 7 bit 8 or 7 is set. Radio frequency is also determined at that time.

Table 4. Sample Register 7 Settings

Carrier Frequency, MHz	DUT Channel Number (decimal)	DUT Channel Number (hex)	Tx setting: Reg. 7 value for TX_EN= 1	Rx setting: Reg. 7 value for RX_EN= 1
2402	0	00	0100	0800
2403	1	01	0101	0081
2404	2	02	0102	0082
		I		1
2434	32	20	0120	00A0
		I		1
2441	39	27	0127	00A7
				I
2480	78	4E	014E	00CE

Crystal Oscillator

The CYRF8935 contains the on-chip gain block for the quartz crystal frequency standard.

Quartz Crystal Application

As shown in Figure 10 on page 14, the series resistor Rs limits power to the crystal and contributes to the phase-shift necessary for oscillation. The ideal Rs value may need to be determined empirically, adjusted for certain crystal manufacturer part numbers and designs. The series equivalent combinations of C1 and C2 largely determine the capacitive load seen by the crystal, which should match the crystal vendor's specification. These capacitor values are chosen to center the crystal oscillator frequency at the correct value, 12 MHz. The feedback resistor Rf from the buffer output to input serves to self-bias the on-chip buffer to the center of the linear region for maximum gain.

Verifying correct crystal oscillator frequency may require special test methods. Because connecting a frequency counter probe to either XTALi or XTALo adds capacitive loading and alters the crystal oscillation frequency, other methods must be used. For bare die applications involving COB packaging, use the BRCLK^[5] test point to verify correct frequency of oscillation. This requires register 32[3:1] set accordingly (see Register Definitions on page 21). For 24-QFN packaged parts, the correct crystal frequency is determined by transmitting a continuous carrier frequency (see Register Settings for Test Purposes on page 19) and using a RF frequency counter to ensure correct frequency. Irrespective of which method is used, initial tolerance should be within budget as recommended in Table 5, such that the total frequency error stays within budget.

Table 5. Crystal Specifications


Crystal Parameter	Specification
Frequency	12.000 MHz
Initial frequency tolerance	±15 ppm
Frequency tolerance over temperature	±15 ppm
Frequency tolerance after aging	±5 ppm
Frequency drift due to load cap. drift	±5 ppm
Total	±40 ppm
Equivalent series resistance	80 Ω max
Resonance mode	Fundamental, parallel resonant
Load capacitance	In accordance with external load capacitors (see C1 and C2 in Figure 10)

Note For proper operation, the total frequency error must not exceed what is shown in Table 5. Individual error contributions can be adjusted; for example 10+20+5+5=40, or 5+30+2+3=40.

^{5.} BRCLK signal is available on bare die only, not packaged parts.



Figure 10. Simplified Schematic of Crystal Oscillator



Note When crystal oscillator is constructed as shown in Typical Application on page 12, Table 5 on page 13, and Figure 10, the oscillation frequency should be stable within 3 mS (max) after startup.

Minimum Pin Count


When a low-cost MCU drives the CYRF8935, the MCU pin count must be minimized.

- FIFO pin: Only needed when the Tx or Rx packet length is greater than around 63 bytes, up to infinity. For short packets (< 63 bytes), FIFO is not needed.
- PKT pin: Gives a hardware indication of a packet received. If you are willing to poll register 48 for this information, then this pin is not needed.
- SPI lines: All four lines are needed.

Reset Pull-up

For proper power-up initialization, the RST_n pin must have a pull-up to VIN, as shown in Figure 11. The pull-up resistor ensures proper operation of the CYRF8935 internal level shifter circuitry while power is being applied. Subsequently, the RST_n pulse resets the internal registers to their default state.

Figure 11. Reset Pull-up Circuit



Transmit Power Control

Table 6 lists recommended settings for register 9 for short-range applications, where reduced transmit RF power is a desirable trade off for lower current.:

Table 6. Transmit Power Control

Danier Catting	Typical	Value of Register 9		
Power Setting Description	Transmit Power (dBm)	Silicon ID 0x1002 [6]	Silicon ID 0x2002 [6]	
PA0 - Highest power	+1	0x1820	0x7820	
PA2 - High power	0	0x1920	0x7920	
PA4 - High power	-3	0x1A20	0x7A20	
PA8 - Low power	-7.5	0x1C20	0x7C20	
PA12 - Lower power	-11.2	0x1E20	0x7E20	

Reading RSSI

The CYRF8935 contains internal RSSI circuitry that is roughly linearized to 1 dB for every LSB. Results are read from register 6[15:10], RAW_RSSI. See Register Definitions on page 21 for details.

The framer must read the RSSI register after the receiver is enabled and set on frequency using register 7, and after the RF PLL has settled according to the correct receive frequency.

Note

6. Silicon Id can be read from Register 31.




The wait time between programming RX_EN, and reading Register 6, can be determined by any of the following methods, or any desired combination, depending on the application:

- Wait in accordance with RF PLL Settling Time spec. to be sure RF PLL is settled.
- Read register 3[12] RF_SYNTH_LOCK to be sure CYRF8935 RF PLL is settled.
- Read register 48[7] SYNCWORD_RECV to indicate the signal being received is a desired packet.

Note that RSSI can be read without receiving a syncword. In other words, CYRF8935 RSSI circuitry also responds to CW and interference signals.

If the RSSI feature is not needed, disable it to conserve receiver DC current budget. When register 11[9] is changed from 0 to 1, the receiver current consumption decreases by about 0.3 mA.

Figure 12. Typical Room Temperature RSSI Response



Following is the pseudocode for measuring RSSI:

Write Reg11 = 0x0208 ;disable RSSI before reading

Read RSSI = Reg6[15:10] ;do the read

Write Reg11 = 0x0008 ;enable RSSI for next measurement

Automatic ACK

The CYRF8935 provides an automatic retry/acknowledge feature. This means that if the TX packet does not successfully arrive at the receiving end, the TX end automatically attempts a given number of retries. In a weak signal environment, this feature makes the bit error rate (BER) appear to be zero at the expense of the frame error rate (FER). Refer to State Diagram on page 34 for details.

To use automatic retry/acknowledge, see Register Definitions on page 21 for register 41[11] and register 35[11:8].

Receive CRC and FEC Result

The CYRF8935 returns CRC and FEC error check status in register 48[15:14]. For convenience, the entire top byte of register 48 is returned in the SPI status word. These eight bits are normally available from the SPI hardware block of the MCU or application, saving the time necessary to do an additional read of register 48 for the same information.

CRC is calculated only on the payload portion of the packet.

CRC_ERROR only clears after another valid syncword is detected by the receiver or after transmission of a packet payload.

Sync Word Selection

At the beginning of each packet, after transmission of a 01010101 preamble, is a sync word, programmable to be 16, 32, 48, or 64 bits long. For the devices to communicate, these must be programmed to the same value at both ends of the link. The sync word can be thought of as a MAC address in this respect.

In the CYRF8935 receiver, there is an adjustable tolerance for sync word bit errors that may occur. This adjustment is called SYNCWORD_THRESHOLD, set via Register 40, bits 5:0. If set too tight, performance is good but less-than-optimum receive sensitivity and link budget is obtained. If set too loose, Frame Errors increase because of false synchronization.

The situation can sometimes be further complicated if the chosen sync word, combined with the 01010101 preamble, has unusually high auto correlation, or correlation with other devices that may be on the air on a different sync word network. This undesired condition is likely to happen when the sync word bits that immediately follow the 01010101 preamble continues the 1010... sequence. In such cases, it becomes difficult for the receiver to separate the actual sync word from the preamble. The solution is to either tighten the SYNCWORD_THRESHOLD, or choose a better sync word. Sometimes increasing the sync word length is also an option.

Register 36 sets the sync word for the bits that immediately follow the preamble. If a false sync problem is observed, try changing this word first.

The following table summarizes some recommended settings.

Table 7. Recommended SYNCWORD_THRESHOLD Settings

Application	Sync Word Length (see Register 32)	Sync Word Selection	Recommended Reg. 40 SYNCWORD_THR ESHOLD setting (decimal)
Simple	32	Better (almost every sync word must work)	1
	32	Good (Most sync words work)	2
Advanced	64	Better (almost every sync word must work)	6 or tighter
	64	Good (Most sync words work)	7



Scramble On/Off Selection

The CYRF8935 incorporates a built-in hardware data scrambling and descrambling function. This function is designed to make the transmit data more random, removing long strings of continuous mark or space. When enabled, it causes payload data to be modified by a PN code that is initialized according to the setting of Register 35 SCRAMBLE_DATA.

Systems based on CYRF8935 will normally function either way, scramble on or off.

Setting SCRAMBLE_ON=1 will indeed cause a small 'token' increase in over-the-air security, similar to what WEP adds to Wi-Fi. In other words, it renders the OTA data coded, but it should not be considered highly secure. For truly secure applications, consider using scramble combined with other security algorithms.

To function properly, both ends of the RF link need the same setting, enabled or disabled. Both ends must also have the same Register 35 SCRAMBLE_DATA setting.

Measuring Receiver Sensitivity

Receive sensitivity and BER can be measured using these methods:

Method 1: Link Budget Method

In this method, another CYRF8935 or a compatible transceiver is used as a transmit packet source. It connects to the device under test (DUT) through a calibrated attenuation path. The transmit power should also be known or measured. The receiver sensitivity can be calculated from the following equation, based on the largest RF attenuation that can be sustained between Tx and Rx, while maintaining adequate link performance.


Link Budget = (TxP - RxSens) [dB]

Where

TxP = Transmit Power [dBm]

RxSens = Receive Sensitivity [dBm]

Figure 13. Measuring Overall Link Budget, Method 1



When using this method, make sure that the RF signal is not leaking around the attenuator or coupling directly into the receiver, which renders the attenuation setting meaningless. You can verify this by simply increasing the attenuation and verifying that the packets cease to be received at higher attenuator settings.

RF leakage around the attenuator can be caused by:

- Loose RF cable connector
- Poorly shielded RF cables
- Poor PCB layout at either Tx or Rx
- RF boards too close together
- Coupling by or over the DC power leads

Note that interference from other 2.4-GHz services could be leaking into the test setup and degrade the BER measurement.

When properly set up and working, the link budget method is a simple and reliable way to test and characterize CYRF8935 RF performance.

Test Variations


- Automatic loopback can be added to test both Tx and Rx in the same test.
- Frequency hopping can be added to test over the design frequency range.

Method 2: Packet Signal Generator method

In this method, an RF signal generator is used as the packet source. The shielded, adjustable RF output of the signal generator connects to the receiver input. The signal generator must have digital pattern storage ability for the modulation. A packet of valid data is downloaded into the signal generator, and these packets are repetitively sent to the CYRF8935 receiver under test. An MCU or PC program monitors the CYRF8935 PKT flag signal, which causes the MCU or PC to download each packet as it is received, compare the packet against the expected values, and report the packet statistics to the end user.



Figure 14. Measuring Receiver Sensitivity with Signal Generator, Method 2



Packet Transmitter

Packet data pattern downloaded into signal generator

In this setup, the signal generator is set as follows:

Modulation: GFSK, 2-level, Bt = 0.5, peak deviation 320 kHz, symbol rate 1 Msps.

Frequency, amplitude: As required for test.

Receive Spurious Responses

This receiver, like many other low-cost receivers, may exhibit spurious responses in-band, often at multiples of certain digital frequencies. In the case of the CYRF8935, this response sometimes occurs at multiples of 4 MHz or four channels, offset from the desired receiver passband. During frequency hopping, a signal may be found on the wrong frequency, causing incorrect hopping synchronization.

The workaround for this is to program one of the payload bytes to contain the channel number on which the packet is being transmitted. When a packet is received, this byte is checked to determine if it matches the receive channel setting. If not, the packet should be discarded.

Packet Receiver

RF VCO Calibration

Over-the-air Transmit and Receive frequencies for the CYRF6935 RF transceiver are derived from the 12 MHz crystal oscillator, multiplied up by the internal fractional-N RF PLL. Low phase noise is obtained by keeping the PLL $K_{\rm VCO}$ relatively low. In order for the VCO to cover the desired frequency range over the expected $V_{\rm DD}$, temperature, and process extremes, the VCO must be calibrated prior to use. The CYRF8935 contains a fully automatic calibration algorithm, but the algorithm does require approximately 150 us extra time, compared to automatic calibration turned off.



Regulatory Compliance

United States FCC

When operating in the 2402- to 2480-MHz band, the second and third harmonics always fall into what is defined in 47CFR, section 15.205 as 'restricted bands of operation'. The field strength of radiated emissions greater than 1 GHz in a restricted band must not exceed 500 μ V/m at a distance of 3 meters. Using the equation for free space propagation, you can translate the field strength to an equivalent RF power level at the DUT, if an assumption is made regarding the effective antenna gain at the second and third harmonic frequencies.

Unit of Param eter Measure Field Strength 54.0 dBµV/m or 501 μV/m or 0.501 mV/m Tx antenna gain over isotropic 6 dBi 3.981071706 power ratio or Impedance of free space 377 ohms 120*pi ohms or distance 0.003 km 3 m οr Result Tx pwr, desired signal 0.001 W 0 dBm or Tx pwr, undesired spurious -47.2 dBm 1.89287E-08 W οr -47.2 dBc

Figure 15. Calculation of Maximum Spurious Level

The antenna gain assumption of +6 dBi is based on the fact that the measurement requires that the position of the DUT and measurement antennae be maximized to yield the highest spurious signal. Since the second and third harmonics, by definition, fall on integer multiples of the carrier wavelength, many common DUT antennae may have good, usable gain at higher frequencies such as 0 dBi. Accounting for the maximization of the measurement, +6 dBi is a good, conservative antenna gain for harmonic frequencies.

In practice, harmonic emissions are much less of a problem, primarily because the antenna is not specifically optimized for such harmonics.

The calculation in Figure 15 shows the maximum spurious level at the antenna as –47 dBm. Because the typical second harmonic is specified as –45 dBm, it follows that an additional 2 dB attenuation could be required. However, no additional attenuation is required to pass the FCC-radiated emissions test. Individual test results may vary.

Table 8 lists a summary of FCC precompliance test results. The antenna used is a common half-wave end-fed dipole. The results easily pass the U.S. FCC test for a Part 15.247 device. If there is a problem with qualification because of spurious emissions in restricted bands, you can add a filter, or perhaps reduce Tx Power through Register 9.

Table 8. FCC Test Results

Run No.	Mode	Channel	Power Setting	Measured Power	Test Performed	Limit	Result/Margin
1a	Non hopping	2402 MHz	Default	NA	Restricted band edge (2390 MHz)	FCC Part 15.209 / 15.247(c)	46.8 dbμV/m at 2390.0 MHz (–7.2 dB)
			Default	NA	Radiated emissions (1–0 GHz)	FCC Part 15.209 / 15.247(c)	45.7 dbμV/m at 4804.1 MHz (–8.3 dB)
1b	Non hopping	2441 MHz	Default	NA	Radiated emissions (1–18 GHz)	FCC Part 15.209 / 15.247(c)	45.0 dbμV/m at 4882.2 MHz (–9.0 dB)
1c	Non hopping	2480 MHz	Default	NA	Restricted band edge (2483.5 MHz)	FCC Part 15.209 / 15.247(c)	47.8 dbμV/m at 2484.1 MHz (–6.2 dB)
			Default	NA	Radiated emissions (1–10 GHz)	FCC Part 15.209 / 15.247(c)	45.3 dbμmV/m at 4960.1 MHz (–8.7 dB)



Register Settings for Test Purposes

To pass various regulatory agency EMC tests, the DUT may need to enter various test states as shown below. After loading the recommended register values shown in Table 12 on page 26, load the registers in the order shown in the following table.

Table 9. Register Settings for Test Purposes

Test State	Notes	Register Settings
Tx continuously, CW mode	Primarily used to verify proper crystal oscillator frequency. The Tx turns on and stays on continuously. There will be no on/off bursting of the carrier. Modulation will be absent. Carrier frequency will be half-way between mark and space. Occasionally used during EMC testing.	Reg. 11= 0x8008 (CW_MODE= 1) Reg. 41= 0xC000 (SCRAMBLE_ON= 1, PACK_LENGTH_EN= 0, and FW_TERM_TX= 0) Reg. 7 as shown in Table 4 on page 13.
Tx continuously, Random data mode	During EMC testing, this is the most commonly used Tx test. Modulation will be normal, GFSK. Tx data will continuously cycle through the FIFO data bits. A data scrambling function will be applied. In other words, even if the FIFO has all zeros (not yet loaded with data), Tx data will appear random. Radiated emissions resemble normal operation except that the carrier is on continuously, which significantly speeds up testing.	Reg. 11= 0x0008 (CW_MODE= 0) Reg. 41= 0xC000 (SCRAMBLE_ON= 1, PACK_LENGTH_EN= 0, and FW_TERM_TX= 0) Reg. 7 as shown in Table 4 on page 13.
Rx continuously	Sometimes required for EMC testing.	Reg. 41= 0xC000 (PACK_LENGTH_EN= 0, and FW_TERM_TX= 0) Reg. 7 as shown in Table 4 on page 13.
Tx and Rx off (IDLE state)	When neither Tx nor Rx is desired.	Reg. 7: clear bits 8 and 7. Reg. 7 binary: xxxx xxx0 0xxx xxxx (x = don't care)

Recommendations for PCB Layout

Though the PCB layout is not too critical, here are some recommendations:

- RF path: Adhere closely to the recommended reference design circuit.
- Clock traces: Keep the quartz crystal traces simple and direct. The self-bias resistor should be close to the XTALi and XTALo pins. The oscillation loop, consisting of the series resistor and crystal, should be a simple, small loop. The crystal-loading capacitors should be near the crystal. The ground connection to these capacitors must be good, clean, and quiet. This prevents noise from being injected into the oscillator. It is best to have one ground plane for the entire RF section.
- Power distribution and decoupling: Capacitors should be located near the V_{DD} pins, as shown in Typical Application on page 12.
- Antenna placement: When using an antenna, follow the manufacturer's recommendation regarding layout.
- Digital interface: To provide a good ground return for the digital lines, it is a good idea to provide at least two pins for ground on the digital interface connector. Good grounding between RF and MCU can help reduce noise 'seen' at the antenna, thus improving performance.

Antenna Type and Location

The most significant factor affecting RF performance for the CYRF8935 or any other over-the-air RF device is the antenna type, placement, and orientation. Antenna gain is normally measured with respect to isotropic, that is, an ideal radiator that sends or receives power equally to or from any direction. An ideal antenna choice for most low-power, short-range wireless applications is the theoretical isotropic reference antenna. Unfortunately, these do not exist in practice. A simple dipole with a theoretical gain of +2 dBi is usually a good choice. However, you should take care when placing the antenna, because dipole antennas have a radiation pattern where the null can be very deep.

The antenna must be kept away from human tissue, particularly sensitive spots like the heart, brain, and eyes. Violating this design principle makes the end product perform poorly and can be dangerous for the user. Refer to www.fcc.gov/oet/rfsafety for guidance on this subject. For best operation, design the product so that the main antenna radiation is away from the body, or at least not proximity-loaded by the human body or dielectric objects within the product.


Remember to keep the antenna away from clock lines and digital bus signals; otherwise, harmonics of the clock frequency will jam certain receive frequencies.



IR Reflow Standard

■ Reference: IPC/JEDEC J-STD-020D.1

Figure 16. Recommended IR Reflow Profile





Register Definitions

The following registers are accessed using the SPI protocol.

Some of the internal registers and bit fields are not intended for end-user adjustment. Such registers are not described here and should not be altered from the factory-recommended value

Table 10. RF Register Information

Bit No.	Bit Name	Description
	Register 3 – Read	only
15:13	(Reserved)	(Reserved)
12	RF_SYNTH_LOCK	Indicates the phase lock status of RF synthesizer. 1: Locked 0: Unlocked
11:0	(Reserved)	(Reserved)
	Register 6 – Read	only
15:10	RAW_RSSI[5:0]	Indicates 6-bit raw RSSI value from analog circuit. Each LSB is approximately 1 dB. See Reading RSSI on page 14 for details.
9:0	(Reserved)	(Reserved)
	Register 7	·
15:9	(Reserved)	(Reserved)
8	TX_EN	Initiates the transmit sequence for state machine control. Note that TX_EN and RX_EN cannot be set to '1' at the same time.
7	RX_EN	Initiates the receive sequence for state machine control. Note that TX_EN and RX_EN cannot be set to '1' at the same time.
6:0	RF_PLL_CH_NO [6:0]	Sets Tx and Rx RF channel number, for example: Write 0 for channel 0 (2402 MHz) Write 39 for channel 39 (2441 MHz) Write 78 for channel 78 (2480 MHz)
	Register 9	·
15:11	(Reserved)	(Reserved)
10:7	PA_GN[3:0]	PA power level control
6:0	(Reserved)	(Reserved)
	Register 10	
15:1	(Reserved)	(Reserved)
0	XTAL_OSC_EN	Enable crystal oscillator gain block Disable crystal oscillator gain block
15:1	(Reserved)	(Reserved)
	Register 11	
15	CW_MODE	Disables Tx modulation; CW only. Normal Tx mode
14:10	(Reserved)	(Reserved)
9	RSSI_DIS	1: Disable RSSI 0: RSSI operates normally.
8:0	(Reserved)	(Reserved)



Table 10. RF Register Information (continued)

Bit No.	Bit Name	Description
	Register	23
15:3	(Reserved)	(Reserved)
2	TXRX_VCO_CAL_EN	1: enable automatic VCO calibration with every Tx/Rx. 0: disable feature
1:0	(Reserved)	(Reserved)
	Register	27
15:11 LDO_SP_SLEEP		Sets LDO sleep current. See Electrical Characteristics on page 28 for Register 27 settings.
10:0	(Reserved)	(Reserved)
	Register 29 - Read	only - 0x00 <u>xx</u>
15:8	(Reserved)	(Reserved)
7:4	RF_VER_ID [3:0]	This field is used to identify minor RF revisions to the design.
3	(Reserved)	(Reserved)
2:0	Digital version	This field is used to identify minor digital revisions to the design.
	Register 30 - Read	only - 0xf413
15:0	(Reserved)	(Reserved)
	Register 31 - R	ead only
15:0	Silicon ID	This field is used to identify Silicon ID. Valid values are 0x1002 and 0x2002



Table 11. Framer Register Information

Bit No.	Bit Name	R/W	Description	Default
			Register 32	
15:13	PREAMBLE_LEN	R/W	000b: 1 byte 001b: 2 bytes 010b: 3 bytes 111b: 8 bytes	010ь
12:11	SYNCWORD_LEN	R/W	11b: 64 bits {{Reg39[15:0],Reg38[15:0],Reg37[15:0],Reg36[15:0]} 10b: 48 bits, {Reg39[15:0],Reg38[15:0],Reg36[15:0]} 01b: 32 bits, {Reg39[15:0],Reg36[15:0] 00b: 16 bits,{Reg36[15:0]}	11b
10:8	TRAILER_LEN	R/W	000b: 4 bits 001b: 6 bits 010b: 8 bits 011b: 10 bits 	000ь
7:6	DATA_PACKET_TYPE	R/W	00b: Non return to zero (NRZ) law data	00b
5:4	FEC_TYPE	R/W	00b: No FEC 01b: Reserved 10b: FEC23 11b: Reserved	00b
3:1	BRCLK_SEL	R/W	Selects output clock signal to BRCLK ^[7] pin: 000b: Keep low 001b: Crystal buffer out 010b: Crystal divided by 2 011b: Crystal divided by 4 100b: Crystal divided by 12 101b: TXCLK 1 MHz 110b: APLL_CLK (12 MHz during Tx, Rx) 111b: Keep low	011b
0	(Reserved)	W/R	(Reserved)	0B
			Register 35	
15	(Reserved)		(Reserved)	
14	SLEEP_MODE	W	1: Enter SLEEP state (set crystal gain block to off. Keep LDO regulator on (register values will be preserved). Wakeup begins when SPI_SS goes low. This restarts the on-chip clock oscillator to begin normal operation. 0: Normal (IDLE) state	0B
13	(Reserved)		(Reserved)	
12	BRCLK_ON_SLEEP	R/W	Crystal running at sleep mode Draws more current but enables fast wakeup Crystal stops during sleep mode Saves current but takes longer to wake up	1B

Note
7. BRCLK signal is available on bare die only, not packaged parts.



 Table 11. Framer Register Information (continued)

Bit No.	Bit Name	R/W	Description	Default
11:8	RE-TRANSMIT_TIMES	R/W	Max retransmit packet attempts when AUTO_ACK= 1.	3H
7	MISO_TRI_OPT	R/W	1: MISO drives low-Z even when SPI_SS = 1 (Only one SPI slave device on the SPI) 0: MISO goes tristate when SPI_SS = 1 (Allows multiple SPI slave devices on the SPI)	0B
6:0	SCRAMBLE_DATA	R/W	Whitening seed for data scramble. Must be set the same at both ends of radio link (Tx and Rx). Must be nonzero.	00H
	1		Register 36	
15:0	SYNC_WORD[15:0]	R/W	Least significant bits of sync word are sent first	0000H
	1	I	Register 37	l
15:0	SYNC_WORD[31:16]	R/W	Least significant bits of sync word are sent first	0000H
	1	I	Register 38	l
15:0	SYNC_WORD[47:32]	R/W	Least significant bits of sync word are sent first	0000H
	1		Register 39	
15:0	SYNC_WORD[63:48]	R/W	Least significant bits of sync word are sent first	0000H
	1	I	Register 40	l
15:11	FIFO_EMPTY_THRESHOLD	R/W	During Tx, this field adjusts the point at which the FIFO flag signal notifies the MCU or application to indicate that the FIFO register is almost empty. The best value depends on the individual application and the speed at which the MCU or application can access the FIFO.	00100B
10:6	FIFO_FULL_THRESHOLD	R/W	During Rx, this field adjusts the point at which the FIFO flag signal notifies the MCU or application to indicate that the FIFO register is almost full. The best value depends on the individual application and the speed at which the MCU or application can access the FIFO.	00100B
5:0	SYNCWORD_THRESHOLD	R/W	Sets maximum number of received syncword bits that may be in error to start a packet receive. The number of bits is (SYNCWORD_THRESHOLD - 1). For example, a setting of 7 means up to 6 sync word bits can be in error	07H
			Register 41	
15	CRC_ON	R/W	1: CRC on 0: CRC off	1B
14	SCRAMBLE_ON	R/W	Removes long patterns of continuous 0 or 1 in transmit data. Automatically restores original unscrambled data on receive. 1: Scramble on 0: Scramble off	0B
13	PACK_LENGTH_EN	R/W	1: CYRF8935 regards the first byte of payload as packet length descriptor byte.	1B
12	FW_TERM_TX	R/W	1: When FIFO write point equals read point, CYRF8935 terminates Tx when the FW handles packet length. 0: FW (MCU) handles length and terminates Tx	1B
11	AUTO_ACK	R/W	After receiving data, automatically send ACK to acknowledge that the packet was received correctly. After receiving data, do not send ACK; just go to IDLE.	1B



 Table 11. Framer Register Information (continued)

Bit No.	Bit Name	R/W	Description	Default	
10	PKT_FIFO_POLARITY	R/W	1: PKT flag, FIFO flag active low 0: Active high	0B	
9:8	(Reserved)	R/W	(Reserved)	00B	
7:0	CRC_INITIAL_DATA	R/W	Initialization constant for CRC calculation	00H	
		•	Register 48 – Read only	•	
15	CRC_ERROR	R	Received CRC error		
14	FEC23_ERROR	R	Indicate FEC23 error		
13:8	FRAMER_ST	R	Framer status		
7	SYNCWORD_RECV	R	1: syncword received. It is only available in receive status, After out receive status, always set to '0'		
6	PKT_FLAG	R	PKT flag indication		
5	FIFO_FLAG	R	FIFO flag indication		
4:0	(Reserved)	R	(Reserved)		
		•	Register 50		
15:0	TXRX_FIFO_REG	R/W	For MCU read/write data between the FIFO Reading this register removes data from FIFO; Writing to this register adds data to FIFO. Note MCU or application access to the FIFO register is byte by byte (8 bits at a time), not 16 bits as with other registers.	00Н	
		•	Register 52		
15	CLR_W_PTR	W	1: Clear Tx FIFO pointer to 0 when writing this bit to '1' It is not available in RX status.	0B	
14	(Reserved)	W			
13:8	FIFO_WR_PTR	R	FIFO write pointer		
7	CLR_R_PTR	W	1: Clear Rx FIFO point to 0 when writing this bit to '1' It is not available in Tx status.		
6	(Reserved)				
5:0	FIFO_RD_PTR	R	FIFO read pointer (number of bytes to be read by MCU)		



Recommended Register Values

The following register values are recommended for most typical applications. Some changes may be required depending on the application.

Table 12. Recommended Register Values

Dominton No.	Power-up Reset Value	Recommended value	for applications (hex)	Notes	
Register No.	(hex)	Silicon ID 0x1002 [8]	Silicon ID 0x2002 [8]	- Notes	
0	6FEF	6FE1	6FE1	Internal Usage	
1	5681	5681	5681	Internal Usage	
2	6619	5517	5517	Internal Usage	
4	5447	9CC9	9CD4	Internal Usage	
5	F000	6647	651F	Internal Usage	
7	0030	0030	0030	Use for setting RF frequency, and to start/stop Tx/Rx packets. Register details in Table 10	
8	71AF	6C90	6C90	Internal Usage	
9	3000	1920	7920	Sets Tx power level. Register details in Table 10	
10	7FFD	7FFD	7FFD	Crystal oscillator enabled. Used for sleep patch. Register details in Table 10	
11	4008	8000	8000	RSSI enabled Register details in Table 10	
12	0000	0000	0000	Internal Usage	
13	4855	4880	48BF	Internal Usage	
22	C0FF	00FF	00FF	Internal Usage	
23	8005	8007	8007	Register details in Table 10	
24	307b	0067	0067	Internal Usage	
25	1659	1659	1659	Internal Usage	
26	1833	19E0	1AA0	Internal Usage	
27	9100	4200	4200	8 μA sleep current Register details in Table 10	
28	1800	1800	1800	Internal Usage	
32	1806	1806	1806	Packet data type: NRZ, no FEC, BRCLK ^[9] = 12 divided by 4 = 3 MHz Register details in Table 11	
33	6307	63F0	63F0	Internal Usage	
34	030B	3000	3000	Internal Usage	
35	1300	0381	0381	AutoACK max Tx retries = 3 Register details in Table 11	
36	0000	Unique sync word	Unique sync word	Similar to a MAC address Register details in Table 11	
37	0000	Unique sync word	Unique sync word	Similar to a MAC address Register details in Table 11	
38	0000	Unique sync word	Unique sync word	Similar to a MAC address Register details in Table 11	
39	0000	Unique sync word	Unique sync word	Similar to a MAC address Register details in Table 11	

Notes

S. Silicon Id can be read from Register 31.
 BRCLK signal is available on bare die only, not packaged parts.



Table 12. Recommended Register Values (continued)

Register No.	Power-up Reset Value	Recommended value	for applications (hex)	Notes
Register No.	(hex)	Silicon ID 0x1002 [8]	Silicon ID 0x2002 [8]	Notes
40	2107	2047	2047	Configure FIFO flag Register details in Table 11
41	B800	B000	B000	CRC on. SCRAMBLE off First byte is packet length AutoACK off Register details in Table 11
42	FD6B	FDFF	FDFF	Internal Usage
43	000F	000F	000F	Internal Usage



Absolute Maximum Ratings

Current into outputs (LOW)	10 mA
Electrostatic discharge voltage, HBM (QFN pack	kage only)
RF pins (ANT, ANTb)	>500 V
Analog pins XTALi, XTALo	>500 V
All other pins	
Latch up current (JEDEC JESD78B, Class II)	±140 mA

Operating Range

Range	Ambient Temperature	V _{IN}	V _{DD_IO}	
Commercial	0 °C to 70 °C	+1.9 to 3.6 V	+1.9 to 3.6 V	

Electrical Characteristics

For wafer and die products, RF specifications are guaranteed by characterization only -- not production tested.

Symbol	Description	Min	Тур	Max	Units	Test Condition and Notes
	Supply voltage			•		
V _{IN}	DC power supply voltage range	1.9	_	3.6	VDC	Input to V _{DD_IO} and V _{IN} pins
	Current consumption					
I _{DD_TX2}	Current consumption – Tx	_	18.5	_	mA	Transmit power PA2. BRCLK ^[13] off.
I _{DD_TX12}		_	13.7	_	mA	Transmit power PA12. BRCLK ^[13] off
I _{DD_RX}	Current consumption – Rx	_	18	_	mA	BRCLK ^[13] off
I _{DD_IDLE1}	Current consumption – idle	_	1.1	_	mA	Configured for BRCLK ^[13] output off
DD_SLPx	Current consumption – sleep	-	1	-	μΑ ^[12]	Temperature = +25 °C. Using firmware sleep patch. (Enter Sleep and Wakeup on page 6) Register 27 = 0x1200, for V _{IN} ≥ 3.00 VDC only
I _{DD_SLPr}		-	8	_	μA	Temperature = +25 °C; using firmware sleep patch (Enter Sleep and Wakeup on page 6) Register 27 = 0x4200.
I _{DD_SLPh}		-	38	_	μА	Temperature = +70 °C 'C' grade part; using firmware sleep patch (Enter Sleep and Wakeup on page 6) Register 27 = 0x4200
V_{IH}	Logic input high	0.8 V _{DD_IO}	_	1.2 V _{DD_IO}	V	
V _{IL}	Logic input low	0	-	0.8	V	
I_LEAK_IN	Input leakage current	_	_	10	μA	
V _{OH}	Logic output high	0.8 V _{DD_IO}	_	_	V	I _{OH} = 100 μA source
V_{OL}	Logic output low	_	_	0.4	V	I _{OL} = 100 μA sink
I_LEAK_OUT	Output leakage current	_	-	10	μΑ	MISO in tristate

Notes

^{10.} Absolute maximum ratings indicate limits beyond which damage to the device may occur. Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see Electrical Characteristics.

^{11.} These devices are electrostatic-sensitive. Devices should be transported and stored in anti-static containers. Equipment and personnel contacting the devices need to be properly grounded. Cover workbenches with grounded conductive mats.

^{12.} Typical values are included for reference only and \bar{a} re not guaranteed or tested. Typical values are measured at V_{IN} = 3 VDC, T_{IN} = +25 $^{\circ}$ C.

^{13.} BRCLK signal is available on bare die only, not packaged parts.



Electrical Characteristics (continued)

For wafer and die products, RF specifications are guaranteed by characterization only -- not production tested.

Symbol	Description	Min	Тур	Max	Units	Test Condition and Notes
T_RISE_OUT	Rise/fall time (SPI MISO)	_	8	25	ns	7 pF cap. load
T_RISE_IN	Rise/fall time (SPI MOSI)	_	_	25	ns	
T _{r_spi}	CLK rise, fall time (SPI)	_	_	25	ns	Requirement for error-free register reading, writing.
F_OP	Operating frequency range	2400	_	2482	MHz	Usage on-the-air is subject to local regulatory agency restrictions regarding operating frequency.
V _{SWR_I}	Antenna port mismatch $(Z_0 = 50 \Omega)$	_	<2:1	_	VSWR	Receive mode. Measured using LC matching circuit shown in Typical Application on page 12
VSWR_O		-	<2:1	_	VSWR	Transmit mode. Measured using LC matching circuit shown in Typical Application on page 12
Receive section	on					Measured using LC matching circuit shown in Typical Application on page 12 For BER ≤ 0.1%
RxS _{base}	Receiver sensitivity (FEC off)	_	-87	_	dBm	Room temperature only 0-ppm crystal frequency error.
RxS _{temp}		_	-84	_	dBm	Over temperature; 0-ppm crystal frequency error.
RxS _{ppm}		_	-84	_	dBm	Room temperature only 80-ppm total frequency error (± 40-ppm crystal frequency error, each end of RF link)
RxS _{temp+ppm}		_	-80	_	dBm	Over temperature; 80-ppm total frequency error (± 40-ppm crystal frequency error, each end of RF link)
R _{xmax-sig}	Maximum usable signal	-20	0	_	dBm	Room temperature only
Ts	Data (Symbol) rate	_	1	_	μs	
Minimum Carri	ier/Interference ratio					For BER ≤ 0.1%. Room temperature only.
CI_cochannel	Co-channel interference	_	+9	_	dB	–60-dBm desired signal
CI_1	Adjacent channel interference, 1-MHz offset	_	+6	_	dB	–60-dBm desired signal
CI_2	Adjacent channel interference, 2-MHz offset	-	-12	-	dB	–60-dBm desired signal
CI_3	Adjacent channel interference, 3-MHz offset	-	-24	-	dB	–67-dBm desired signal
OBB	Out-of-band blocking	-	≥ –27	_	dBm	30 MHz to 12.75 GHz ^[14] Measured with ACX BF2520 ceramic filter ^[15] on ant. pin. –67-dBm desired signal, BER ≤ 0.1%. Room temperature only.

^{14.} The test is run at one midband frequency, typically 2460 MHz. With blocking frequency swept in 1-MHz steps, up to 24 exception frequencies are allowed. Of these, no more than five will persist with blocking signal reduced to –50 dBm. For blocking frequencies below desired receive frequency, in-band harmonics of the out-of-band blocking signal are the most frequent cause of failure, so be sure blocking signal has adequate harmonic filtering.

15. In some applications, this filter may be incorporated into the antenna, or be approximated by the effective antenna bandwidth.



Electrical Characteristics (continued)

For wafer and die products, RF specifications are guaranteed by characterization only -- not production tested.

Symbol	Description	Min	Тур	Max	Units	Test Condition and Notes
Transmit section						Measured using a LC matching circuit as shown in Typical Application on page 12 ^[16]
P _{AVH}	RF output power	-	+1	_	dBm	PA0 (PA_GN = 0, Reg9 = $\overline{0}$ x1820 for Silicon ID $^{[17]}$ 0x1002 / Reg9 = 0x7820 for Silicon ID $^{[17]}$ 0x2002). Room temperature only.
P _{AVL}		-	-11.2	_	dBm	PA12 (PA_GN = 12, Reg9 = $0x1E20$ for Silicon ID $^{[17]}$ $0x1002$ / Reg9 = $0x7E20$ for Silicon ID $^{[17]}$ $0x2002$). Room temperature only.
TxP _{fx2}	Second harmonic	-	-45	-	dBm	Measured using a LC matching circuit as shown in Typical Application on page 12. Room temperature only.
TxP _{fx3}	Third and higher harmonics	-	≤ –45	_	dBm	Measured using a LC matching circuit as shown in Typical Application on page 12. Room temperature only.
Modulation ch	aracteristics					
Df1 _{avg}		-	263	_	kHz	Modulation pattern: 11110000
Df2 _{avg}		-	255	_	kHz	Modulation pattern: 10101010
In-band spurio						
IBS_2	2-MHz offset	-	_	-20	dBm	
IBS_3	3-MHz offset	-	_	-30	dBm	
IBS_4	≥ 4-MHz offset	-	≤ –30	_	dBm	
RF VCO and F	PLL section					
F _{step}	Channel (Step) size		1	_	MHz	
L _{100k}	SSB phase noise		– 75	_	dBc/Hz	100-kHz offset
L _{1M}			-105	_	dBc/Hz	1-MHz offset
dF _{X0}	Crystal oscillator frequency error	-4 0	_	+40	ppm	Relative to 12-MHz crystal reference frequency
T _{HOP}	RF PLL settling time ^[18]	_	100	150	μs	Settle to within 30 kHz of final value. AutoCAL off.
T _{HOP_AC}		_	250	350	μs	Settle to within 30 kHz of final value. AutoCAL on.
LDO voltage re	egulator section				•	
V_{DO}	Dropout voltage	_	0.17	0.3	V	Measured during receive state

^{16.} Transmit power measurement is at output of matching circuit shown in Typical Application on page 12.17. Silicon Id can be read from Register 31.18. Max PLL settling time is guaranteed by design (not production tested).



SPI

The CYRF8935 supports a 4-wire slave SPI. All of the function control is under SPI command.

There are four pins in the SPI.

■ SPI_SS: Slave selection input (active low)

CLK: Serial clock input
 MOSI: Master out slave in
 MISO: Master in slave out

SPI Transaction Formats and Timing

SPI read and write data is always in multiples of bytes. The first byte (MSB) consists of the R/W direction bit, followed by a 7-bit register address. Following this byte, there are one or more data bytes.

When using the SPI to access the internal registers, note that some registers are accessed differently than others. Table 13 shows the three types of registers:

Table 13. SPI Access Methods for Various Registers

Group No.	Register Number(s)	Description	Access Method
Group 1	0 to 31		Write an even number of data bytes Read out any number of data bytes; Register high byte is read out first
Group 2	32 to 42, 52	State and framer configuration registers	Read/writeable any data bytes
Group 3	50	FIFO read/write	Always byte by byte

Figure 17. Single-Byte Data Format




Figure 18. Two-Byte Data Format





Figure 19. Multi-Byte Data Format^[19]



Note

Document Number: 001-61351 Rev. *G

^{19.} For all registers except register 50, the internal register address auto-increments by one when reading or writing more than two bytes of data in a single SPI transaction. This is an optional, built-in feature designed to save time when reading or writing multiple registers in ascending sequence.



Specifications

- W/R bit:
 - □ 0: Write SPI
 - □ 1: Read SPI
- Dx: Data bits from SPI master. When reading, these bits are ignored.
- dx: Data bits from SPI slave. When writing, dx is the same as Sx.
- Sx: Data from Reg48[15:8], MSB first (status byte).

Figure 20. SPI Timing Diagram




Table 14. SPI Timing Requirements

Timing Parameter	Min	Max	Unit	Notes
T _{SSS}	20	-	ns	Setup time from assertion of SPI_SS to CLK edge
T _{SSH}	200	-	ns	Hold time required deassertion of SPI_SS
T _{SCKH}	40	-	ns	CLK minimum high time
T _{SCKL}	40	-	ns	CLK minimum low time
T _{SCK}	83	-	ns	Maximum CLK clock is 12 MHz
T _{SSU}	30	-	ns	MOSI setup time
T _{SHD}	10	-	ns	MOSI hold time
T _{SS_SU}	10	-	ns	Before SPI_SS enable, CLK hold low time requirement
T _{SS_HD}	200	-	ns	Minimum SPI inactive time
T _{SDO}	-	35	ns	MISO setup time, ready to read
T _{SDO1}	-	5	ns	If MISO is configured as tristate, MISO assertion time
T _{SDO2}	-	250	ns	If MISO is configured as tristate, MISO deassertion time
T1 Min_R50	350	_	ns	When reading register 50 (FIFO)
T1 Min	83	-	ns	When writing Register 50 (FIFO), or reading/writing any registers other than register 50.



Electrical Operating Characteristics




Figure 21. Typical Transmit EVM, EVM spectrum, Tx eye


Figure 22. EVM equip. setup

		INPUT/SOURC	E STATE
Range/ Input	Channe Status Range Input Z	on	
Trigger	Chi delay Ext arm	off above	Level 0 V Arm level 0 V Arm delay 0 s Hld delay 0 s
Source	Status Type Output Z	fixed sine	Level −10 dBm Offs freq 0 Hz

MEASUREMENT STATE						
Inst Mode	Digital De Meas from Format Alpha Normalize Clk Adj	2 FSK 0.5 on	Receiver	1 MHz off		
Freq	Span	7 MHz	Center	2.478 GHz		
Bw/Win	Rbw	100 kHz	Window	flat top		
Time	Puls-srch Pts/sym Result Sync word	10 100 sym	Sync-srch Srch Sync offset	2 ms 0 sym		
Average	Status Type Overlap	off rms expo 0 %	Num averages Repeat avg Fast avg	off		



State Diagram






Ordering Information

Ordering Code ^[20]	Package	Temperature Range	
CYRF8935A-24LQXC	24 pin (4 × 4 × 0.55 mm) Sawn QFN	Commercial	
CYRF8935A-4X14C	Die (14-mil) in waffle pack	Commercial	
CYRF8935A-4XW14C	Die (14-mil) in wafer form	Commercial	

Ordering Code Definitions




Note

^{20.} For die and wafer sales, consult your Cypress sales representative.



Package Diagram

Figure 23. 24-pin QFN (4 × 4 × 0.55 mm) LQ24A 2.65 × 2.65 E-Pad (Sawn) Package Outline, 001-13937



NOTES:

- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *E



Acronyms

Table 15. Acronyms Used in this Document

Acronym	Description		
ACK	Acknowledge (packet received, no errors)		
BER	Bit error rate		
вом	Bill of materials		
CMOS	Complementary metal oxide semiconductor		
СОВ	Chip on board		
CRC	Cyclic redundancy check		
DUT	Device under test		
EMC	Electromagnetic compatibility		
EVM	Error vector magnitude		
FEC	Forward error correction		
FER	Frame error rate		
GFSK	Gaussian frequency-shift keying		
НВМ	Human body model		
ISM	Industrial, scientific, and medical		
IRQ	Interrupt request		
MAC	Media access control		
MCU	Microcontroller unit		
NRZ	Non return to zero		
OTA	Over-the-air		
PLL	Phase locked loop		
PN	Pseudo-noise		
QFN	Quad flat no-leads		
RSSI	Received signal strength indication		
RF	Radio frequency		
Rx	Receive		
Tx	Transmit		
VCO	Voltage controlled oscillator		
WEP	Wired equivalent privacy		

Document Conventions

Units of Measure

Table 16. Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
dB	decibels		
dBc	decibel relative to carrier		
dBm	decibel-milliwatt		
Hz	hertz		
KB	1024 bytes		
Kbit	1024 bits		
kHz	kilohertz		
kΩ	kilohm		
MHz	megahertz		
ΜΩ	megaohm		
μΑ	microampere		
μS	microsecond		
μV	microvolts		
μVrms	microvolts root-mean-square		
μW	microwatts		
mA	milliampere		
ms	millisecond		
mV	millivolts		
nA	nanoampere		
ns	nanosecond		
nV	nanovolts		
Ω	ohm		
рр	peak-to-peak		
ppm	parts per million		
ps	picosecond		
sps	samples per second		
V	volts		
VDC	volts direct current		



Document History Page

	t Title: CYRF t Number: 00		essUSB™-NL	2.4 GHz Low Power Radio
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2963911	HEMP	06/28/2010	New data sheet
*A	3039285	HEMP	09/27/2010	Updated Block diagram Updated Init, Xtal Osc, RxSens measurement. Revised state diagram and package diagram. Updated Functional Description. Payload format NRZ only. Revised power control table; showed absolute, not relative power. Deleted reference to NAK. Added RSSI curve. Corrected Reg. 7, 32, 41 definition. Updated recommended register values table. Updated Absolute Maximum voltages and temperature range. Updated Rx I typical value. Used PAxx to show power level settings. Updated third harmonics and V _{DO} values. Added die information to ordering code.
*B	3112690	HEMP	12/16/2010	No technical updates; integrated with EROS.
*C	3296429	HEMP / KKCN	06/29/2011	Removed Preliminary status from datasheet. Modified product description. Changed GND1GND5 to GND in the Logic Block Diagram. Added note about BRCLK's availability only on bare die. Replaced 32-pin with 24-pin and package details. Updated 'Enter Sleep and Wakeup' functional description. Updated figures 7 and 8. Updated typical application diagram. Adding 'Setting the Radio Frequency' section. Modified 'Crystal Oscillator' section Deleted BRCLK pin, CKPHA signal, and FEC13 mode. Updated 'Reading RSSI' section. Updated register definitions Updated ordering information.
*D	3363798	HEMP	09/07/2011	Added information on die and wafer parts in Features, Ordering Information, and Ordering Code Definitions.
*E	3440958	HEMP	11/17/2011	Updated Power-on and Register Initialization Sequence section. Updated Initialization Timing Requirements table. Updated Initialization Flowchart. Updated Typical Application and Reset Pull-up Circuit diagram. Added Reset Pull-up section. Added Register 27 in RF Register Information table. Added footnote for RF PLL settling time. Updated T _{SDO} max value.
*F	3794924	SELV	12/10/2012	Updated Logic Diagram. Added notes 1, 3, 4, 5, 7, 9, and 13. Updated values of T _{SCKH} , T _{SCKL} , T _{SSU} parameters in Table 14. Updated Package Diagram as per spec 001-13937 *E.



Document History Page (continued)

Document Title: CYRF8935, WirelessUSB™-NL 2.4 GHz Low Power Radio Document Number: 001-61351					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*G	3841304	SELV	01/10/2013	Updated Typical Application: Updated Table 6 under Transmit Power Control to include values of Register 9 for each Silicon ID. Added Note 6 and referred the same Note in both Silicon ID columns. Updated Register Definitions: Updated details of "Register 31 - Read only" in Table 10. Updated Table 12 under Recommended Register Values to include recommended value for applications for each Silicon ID. Added Note 8 and referred the same Note for Silicon ID columns. Updated Electrical Characteristics: Updated Test Condition and Notes of P _{AVH} and P _{AVL} parameters to include values of Register 9 for each silicon ID. Added Note 17 and referred the same Note for Silicon IDs in P _{AVH} and P _{AVL} parameters.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory

Optical & Image Sensing PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface

cypress.com/go/powerpsoc cypress.com/go/plc

cypress.com/go/memory

cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch

cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.