3A High Performance Step-Up DC/DC Converter

General Description
The RT9297 includes a high performance step-up DC/DC converter that provides a regulated supply voltage for active-matrix thin-film transistor (TFT) liquid-crystal displays (LCDs).

The Boost Converter incorporates current mode, fixed-frequency, pulse-width modulation (PWM) circuitry with a built-in N-Channel power MOSFET to achieve high efficiency and fast transient response.

The RT9297 is available in a WDFN -10L 3x3 package.

Ordering Information
RT9297

Package Type
QW : WDFN-10L 3x3 (W-Type)

Lead Plating System
G : Green (Halogen Free and Pb Free)

Note :
Richtek products are :
- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Features
- High Efficiency Up to 90%
- Adjustable Output Voltage : VDD to 24V
- Wide Input Supply Voltage : 2.6V to 5.5V
- Input Under Voltage Lockout
- Pin-Programmable Switching Frequency 640kHz/1.2MHz
- Programmable Soft-Start
- Small 10-Lead WDFN Package
- RoHS Compliant and Halogen Free

Applications
- Notebook Computer Displays
- LCD Monitor Panels
- LCD TV Panels

Pin Configurations
(TOP VIEW)

Typical Application Circuit
Function Block Diagram

Pin No. | Pin Name | Pin Function |
--- | --- | --- |
1 | COMP | Compensation Pin for Error Amplifier. Connect a series RC from COMP to ground. |
2 | FB | Feedback. The feedback regulation voltage is 1.24V nominal. Connect an external resistive voltage-divider between the step-up regulator's output (VAVDD) and GND, with the center tap connected to FB. Place the divider close to the IC and minimize the trace area to reduce noise coupling. |
3 | EN | Enable Control Input. Drive EN low to turn off the Boost Converter. |
4, 5 | GND | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation. |
6, 7 | LX | Switch. LX is the drain of the internal MOSFET. Connect the inductor/rectifier diode junction to LX and minimize the trace area for lower EMI. |
8 | VDD | Supply Pin. Bypass VDD with a minimum 1 µF ceramic capacitor directly to GND. |
9 | FREQ | Frequency-Select Input. When FREQ is low, the oscillator frequency will be set to 640kHz. When FREQ is high, the frequency will be set to 1.2MHz. This input has a 64µA pull-down current. |
10 | SS | Soft-Start Control. Connect a soft-start capacitor (CSS) to this pin. A 4µA constant current charges the soft-start capacitor. When EN connected to GND, the soft-start capacitor is discharged. When EN connected to VDD high, the soft-start capacitor is charged to VDD. Leave floating for not using soft-start. |
## Absolute Maximum Ratings (Note 1)

- **LX to GND**
  - \(-0.3\) V to 26 V
- **Other Pins to GND**
  - \(-0.3\) V to 6 V
- **Power Dissipation, \(P_D @ T_A = 25^\circ C\)**
  - WDFN-10L 3x3: 1.667 W
- **Package Thermal Resistance (Note 2)**
  - WDFN-10L 3x3, \(\theta_{JA}\): 60°C/W
  - WDFN-10L 3x3, \(\theta_{JC}\): 8.2°C/W
- **Lead Temperature (Soldering, 10 sec.)**
  - 260°C
- **Junction Temperature**
  - 150°C
- **Storage Temperature Range**
  - \(-65\)°C to 150°C
- **ESD Susceptibility (Note 3)**
  - HBM (Human Body Model): 2 kV
  - MM (Machine Model): 200 V

## Recommended Operating Conditions (Note 4)

- **Supply Input Voltage, \(V_{DD}\)**
  - 2.6 V to 5.5 V
- **Junction Temperature Range**
  - \(-40\)°C to 125°C
- **Ambient Temperature Range**
  - \(-40\)°C to 85°C

## Electrical Characteristics

\(V_{DD} = 3.3\) V, \(T_A = 25^\circ C\), unless otherwise specified

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Supply Current</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage Range</td>
<td>(V_{DD})</td>
<td>(V_{AVDD} &lt; 18) V)</td>
<td>2.6</td>
<td>--</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(18) V &lt; (V_{AVDD} &lt; 24) V)</td>
<td>4</td>
<td>--</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage Range</td>
<td>(V_{AVDD})</td>
<td>(V_{DD}) Rising</td>
<td>--</td>
<td>2.4</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>Under-Voltage Lockout Threshold</td>
<td>(V_{UVLO})</td>
<td>Hysteresis</td>
<td>--</td>
<td>50</td>
<td>--</td>
<td>mV</td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>(I_Q)</td>
<td>(V_{FB} = 1.3) V, LX Not Switching</td>
<td>--</td>
<td>0.5</td>
<td>--</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{FB} = 1) V, LX Switching</td>
<td>--</td>
<td>4</td>
<td>--</td>
<td>mA</td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>(I_{SHDN})</td>
<td>EN = GND</td>
<td>--</td>
<td>0.1</td>
<td>10</td>
<td>(\mu)A</td>
</tr>
<tr>
<td><strong>Oscillator</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oscillator Frequency</td>
<td>(f_{OSC})</td>
<td>(FREQ = GND)</td>
<td>500</td>
<td>640</td>
<td>750</td>
<td>kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(FREQ = V_{IN})</td>
<td>1000</td>
<td>1240</td>
<td>1500</td>
<td>kHz</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td></td>
<td></td>
<td>--</td>
<td>90</td>
<td>--</td>
<td>%</td>
</tr>
<tr>
<td><strong>Error Amplifier</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Feedback Regulation Voltage</td>
<td>(V_{FB})</td>
<td></td>
<td>1.22</td>
<td>1.24</td>
<td>1.26</td>
<td>V</td>
</tr>
<tr>
<td>Feedback Input Bias Current</td>
<td>(I_{FB})</td>
<td></td>
<td>--</td>
<td>125</td>
<td>250</td>
<td>nA</td>
</tr>
</tbody>
</table>

Copyright © 2012 Richtek Technology Corporation. All rights reserved. Richtek is a registered trademark of Richtek Technology Corporation.
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Feedback Line Regulation</td>
<td>--</td>
<td>--</td>
<td>0.05</td>
<td>0.2</td>
<td>--</td>
<td>%/V</td>
</tr>
<tr>
<td>Transconductance</td>
<td>gm</td>
<td>ΔI = ±2.5μA at COMP = 1V</td>
<td>--</td>
<td>135</td>
<td>--</td>
<td>μA/V</td>
</tr>
<tr>
<td>Voltage Gain</td>
<td>Av</td>
<td>FB to COMP</td>
<td>--</td>
<td>700</td>
<td>--</td>
<td>V/V</td>
</tr>
</tbody>
</table>

**N- MOSFET**

<table>
<thead>
<tr>
<th>Current Limit</th>
<th>I_LIM</th>
<th></th>
<th>3</th>
<th>3.8</th>
<th>5</th>
<th>A</th>
</tr>
</thead>
<tbody>
<tr>
<td>On-Resistance</td>
<td>R_DS(ON)</td>
<td></td>
<td>--</td>
<td>125</td>
<td>250</td>
<td>μΩ</td>
</tr>
<tr>
<td>Leakage Current</td>
<td>I_LEAK</td>
<td>V_LX = 24V</td>
<td>--</td>
<td>30</td>
<td>45</td>
<td>μA</td>
</tr>
<tr>
<td>Current-Sense Transresistance</td>
<td>R_CS</td>
<td>--</td>
<td>0.25</td>
<td>--</td>
<td>--</td>
<td>V/A</td>
</tr>
</tbody>
</table>

**Soft-Start**

| Charge Current                            | I_SS   |                      | --   | 4    | --   | μA   |

**Control Inputs**

<table>
<thead>
<tr>
<th>EN, FREQ Input Low Voltage</th>
<th>V_IL</th>
<th></th>
<th>--</th>
<th>--</th>
<th>0.3 x V_DD</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN, FREQ Input High Voltage</td>
<td>V_IH</td>
<td>0.7 x V_DD</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>EN, FREQ Input Hysteresis</td>
<td>--</td>
<td>0.1 x V_DD</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>FREQ Pull-down Current</td>
<td>--</td>
<td>6</td>
<td>--</td>
<td>--</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>EN Input Current</td>
<td>I_EN</td>
<td>EN = GND</td>
<td>--</td>
<td>0.001</td>
<td>1</td>
<td>μA</td>
</tr>
</tbody>
</table>

**Note 1.** Stresses beyond those listed "Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** θJA is measured at T_A = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θJC is measured at the exposed pad of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.
Typical Operating Characteristics

**Efficiency vs. Load Current**

- $V_{DD} = 5V$
- $V_{DD} = 3.3V$

V_{AVDD} = 13.6V, f = 1.2MHz

**Output Voltage vs. Load Current**

- $V_{DD} = 5V$
- $V_{DD} = 3.3V$

V_{AVDD} = 13.6V, f = 1.2MHz

**Output Voltage vs. Input Voltage**

- $f = 1.2MHz$

- $I_{AVDD} = 0mA$
- $I_{AVDD} = 100mA$
- $I_{AVDD} = 200mA$
- $I_{AVDD} = 300mA$
- $I_{AVDD} = 400mA$

V_{AVDD} = 13.6V, f = 640kHz
Application Information

The RT9297 contains a high performance boost regulator to generate voltage for the panel source driver ICs. The following content contains the detailed description and the information of component selection.

Boost Regulator
The boost regulator is a high efficiency current-mode PWM architecture with 640K / 1.2MHz operation frequency. It performs fast transient responses to generate source driver supplies for TFT LCD display. The high operation frequency allows smaller components used to minimize the thickness of the LCD panel. The output voltage setting can be achieved by setting the resistive voltage-divider sensing at FB pin. The error amplifier varies the COMP voltage by sensing the FB pin to regulate the output voltage. For better stability, the slope compensation signal summed with the current-sense signal will be compared with the COMP voltage to determine the current trip point and duty cycle.

Soft-Start
The RT9297 provides soft-start function to minimize the inrush current. When power on, an internal constant current charges an external capacitor. The rising voltage rate on the COMP pin is limited during the charging period and the inductor peak current will also be limited at the same time. When power off, the external capacitor will be discharged for next soft start time.

The soft-start function is implemented by the external capacitor with a 4μA constant current charging to the soft-start capacitor. Therefore, the capacitor should be large enough for output voltage regulation. Typical value for soft-start capacitor range is 33nF. The available soft-start capacitor range is from 10nF to 100nF.

Output Voltage Setting
The regulated output voltage is shown as following equation:

\[ V_{AVDD} = 1.24V x \left( 1 + \frac{R_1}{R_2} \right) \]

The recommended value for R2 should be up to 10kΩ without some sacrificing. To place the resistor divider as close as possible to the chip can reduce noise sensitivity.

Loop Compensation
The voltage feedback loop can be compensated with an external compensation network consisted of \( R_{COMP} \) and \( C_{COMP} \). Choose \( R_{COMP} \) to set high frequency integrator gain for fast transient response and \( C_{COMP} \) to set the integrator zero to maintain loop stability. For typical application \( V_{DD} = 3.3V \), \( V_{AVDD} = 13.6V \), \( C_4 = 4.7\mu F \times 3 \), \( L = 3.6\mu H \), the recommended value for compensation is as below: \( R_{COMP} = 56k\Omega \), \( C_{COMP} = 330pF \).

Over Current Protection
The RT9297 boost converter has over-current protection to limit peak inductor current. It prevents large current from damaging the inductor and diode. During the ON-time, once the inductor current exceeds the current limit, the internal LX switch turns off immediately and shortens the duty cycle. Therefore, the output voltage drops if the over-current condition occurs. The current limit there should is also affected by the input voltage, duty cycle and inductor value.

Over Temperature Protection
The RT9297 boost converter has thermal protection function to prevent the chip from overheating. When the junction temperature exceeds 155°C, it will shut down the device. Once the device cools down by approximately 30°C, it will start to operate normally. For continuous operation, do not operate over the maximum junction temperature rating 125°C.

Inductor Selection
The inductance depends on the maximum input current. The inductor current ripple is 20% to 40% of maximum input current that is a general rule. Assume, choose 40% as the criterion then

\[ I_{VDD(MAX)} = \frac{V_{AVDD} \times I_{AVDD(MAX)}}{\eta \times V_{DD}} \]

\[ I_{RIPPLE} = 0.4 \times I_{VDD(MAX)} \]

Where \( \eta \) is the efficiency, \( I_{IN(MAX)} \) is the maximum input current, \( I_{RIPPLE} \) is the inductor current ripple. Beside, the input peak current is maximum input current plus half of inductor current ripple.
Thermal Considerations

For continuous operation, do not exceed absolute maximum operation junction temperature. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

\[
P_D(\text{MAX}) = \frac{(T_J(\text{MAX}) - T_A)}{\theta_{JA}}
\]

Where \( T_J(\text{MAX}) \) is the maximum operation junction temperature 125°C, \( T_A \) is the ambient temperature and \( \theta_{JA} \) is the junction to ambient thermal resistance.

For recommended operating conditions specification, where \( T_J(\text{MAX}) \) is the maximum junction temperature of the die (125°C) and \( T_A \) is the maximum ambient temperature. The junction to ambient thermal resistance \( \theta_{JA} \) is layout dependent.
dependent. For WDFN-10L 3x3 packages, the thermal resistance $\theta_{JA}$ is 60°C/W on the standard JEDEC 51-7 four layers thermal test board. The maximum power dissipation at $T_A = 25^\circ C$ can be calculated by following formula:

$$P_{D(MAX)} = \frac{(125^\circ C - 25^\circ C)}{(60^\circ C/W)} = 1.667W$$ for WDFN-10L 3x3 package

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance $\theta_{JA}$. The Figure 2 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.

Layout Considerations

For high frequency switching power supplies, the PCB layout is important to get good regulation, high efficiency and stability. The following descriptions are the guidelines for better PCB layout.

- For good regulation, place the power components as close as possible. The traces should be wide and short enough especially for the high-current output loop.
- The feedback voltage-divider resistors must be near the feedback pin. The divider center trace must be shorter and the trace must be kept away from any switching nodes.
- The compensation circuit should be kept away from the power loops and be shielded with a ground trace to prevent any noise coupling.
- Minimize the size of the LX node and keep it wide and shorter. Keep the LX node away from the FB.
- The exposed pad of the chip should be connected to a strong ground plane for maximum thermal consideration.

![Figure 2. Derating Curve of Maximum Power Dissipation](image)

![Figure 3. PCB Layout Guide](image)
Richtek Technology Corporation
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Outline Dimension

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimensions In Millimeters</th>
<th>Dimensions In Inches</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>A</td>
<td>0.700</td>
<td>0.800</td>
</tr>
<tr>
<td>A1</td>
<td>0.000</td>
<td>0.050</td>
</tr>
<tr>
<td>A3</td>
<td>0.175</td>
<td>0.250</td>
</tr>
<tr>
<td>b</td>
<td>0.180</td>
<td>0.300</td>
</tr>
<tr>
<td>D</td>
<td>2.950</td>
<td>3.050</td>
</tr>
<tr>
<td>D2</td>
<td>2.300</td>
<td>2.650</td>
</tr>
<tr>
<td>E</td>
<td>2.950</td>
<td>3.050</td>
</tr>
<tr>
<td>E2</td>
<td>1.500</td>
<td>1.750</td>
</tr>
<tr>
<td>e</td>
<td></td>
<td>0.500</td>
</tr>
<tr>
<td>L</td>
<td>0.350</td>
<td>0.450</td>
</tr>
</tbody>
</table>

W-Type 10L DFN 3x3 Package

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

DETAILA
Pin #1 ID and Tie Bar Mark Options