

N-channel 650 V, 0.35  $\Omega$  typ., 12 A MDmesh™ II Power MOSFETs  
in TO-220FP, I<sup>2</sup>PAKFP and TO-220 packages

Datasheet - production data





Figure 1. Internal schematic diagram



## Features

Order codes	V <sub>DSS</sub> @T <sub>jmax</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STF15NM65N	710 V	0.38 $\Omega$	12 A
STFI15NM65N			
STP15NM65N			

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

## Applications

- Switching applications

## Description

These devices are N-channel Power MOSFETs developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Table 1. Device summary

Order codes	Marking	Packages	Packaging
STF15NM65N	15NM65N	TO-220FP	Tube
STFI15NM65N		I <sup>2</sup> PAKFP (TO-281)	
STP15NM65N		TO-220	

# Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>5</b>
	2.1 Electrical characteristics (curves) .....	7
<b>3</b>	<b>Test circuits</b> .....	<b>10</b>
<b>4</b>	<b>Package mechanical data</b> .....	<b>11</b>
<b>5</b>	<b>Revision history</b> .....	<b>17</b>

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		TO-220FP, I <sup>2</sup> PAKFP	TO-220	
V <sub>DS</sub>	Drain source voltage	650		V
V <sub>GS</sub>	Gate source voltage	± 25		V
I <sub>D</sub>	Drain current continuous T <sub>c</sub> =25 °C	12 <sup>(1)</sup>	12	A
I <sub>D</sub>	Drain current continuous T <sub>c</sub> =100 °C	7.56	7.56	A
I <sub>DM</sub> <sup>(2)</sup>	Drain current pulsed	48	48	A
P <sub>TOT</sub>	Total dissipation at T <sub>c</sub> =25 °C	30	125	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15		V/ns
V <sub>iso</sub>	Insulation withstand voltage (RMS from all three leads to external heatsink (t=1 s; T <sub>C</sub> =25 °C)	2500		V
T <sub>J</sub>	Operating junction temperature	-55 to 150		°C
T <sub>sg</sub>	Storage temperature			°C

1. Limited by maximum junction temperature.

2. Pulse width limited by safe operating area.

3. I<sub>SD</sub> ≤ 12 A, di/dt ≤ 400 A/μs, V<sub>DSpeak</sub> ≤ V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 80 % V<sub>(BR)DSS</sub>.

**Table 3. Thermal data**

Symbol	Parameters	Value		Unit
		TO-220FP, I <sup>2</sup> PAKFP	TO-220	
R <sub>thjc</sub>	Thermal resistance junction-case	4.17	1.0	°C/W
R <sub>thja</sub>	Thermal resistance junction-ambient	62.5		°C/W

**Table 4. Avalanche characteristics**

Symbol	Parameters	Value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>jmax</sub> )	3	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AR</sub> , V <sub>DD</sub> =50 V)	187	mJ

## 2 Electrical characteristics

( $T_{CASE} = 25\text{ °C}$  unless otherwise specified).

**Table 5. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage, $V_{GS} = 0$	$I_D = 1\text{ mA}$	650			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS}=0$ )	$V_{DD} = 650\text{ V}$			1	$\mu\text{A}$
		$V_{DD} = 650\text{ V}$ , $T_C = 125\text{ °C}$			100	$\mu\text{A}$
$I_{GSS}$	Gate body leakage ( $V_{DS}=0$ )	$V_{GS} = \pm 25\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$I_D = 250\text{ }\mu\text{A}$ , $V_{GS} = V_{DS}$	2	3	4	V
$R_{DS(on)}$	Static $R_{DS(on)}$ -resistance	$I_D = 6\text{ A}$ , $V_{GS} = 10\text{ V}$		0.35	0.38	$\Omega$

**Table 6. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0$	-	983	-	pF
$C_{oss}$	Output capacitance		-	57	-	pF
$C_{riss}$	Reverse capacitance		-	4.5	-	pF
$C_{osseq}^{(1)}$	Equivalent out. capacitance	$V_{DS} = 0\text{ V}$ to $V_{GS} = 0$	-	146	-	pF
$R_g$	Intrinsic gate resistance	$f = 1\text{ MHz}$ open drain	-	4.6	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 520\text{ V}$ , $I_D = 12\text{ A}$ , $V_{GS} = 10\text{ V}$	-	33.3	-	nC
$Q_{gs}$	Gate source charge		-	5.7	-	nC
$Q_{gd}$	Gate-drain charge		-	17	-	nC

1. Cross eq: defined as a constant equivalent capacitance giving the same charging time as  $C_{OSS}$  when  $V_{DS}$  increases from 0 to 80 %  $V_{DSS}$ .

**Table 7. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 325\text{ V}$ , $I_D = 6\text{ A}$ $R_g = 4.7\text{ }\Omega$ , $V_{GS} = 10\text{ V}$	-	55.5	-	ns
$t_r$	Rise time		-	8.5	-	ns
$t_{d(off)}$	Turn-off-delay time		-	14	-	ns
$t_f$	Fall time		-	11.4	-	ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source drain current		-		12	A
$I_{SDM}^{(1)}$	Source drain current (pulsed)		-		48	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 12 \text{ A}$ , $V_{GS} = 0 \text{ V}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 12 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}$	-	428		ns
$Q_{rr}$	Reverse recovery charge		-	4.7		nC
$I_{RRM}$	Reverse recovery current		-	21.5		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 12 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}$ , $T_j = 150 \text{ }^\circ\text{C}$	-	570		ns
$Q_{rr}$	Reverse recovery charge		-	6.2		nC
$I_{RRM}$	Reverse recovery current		-	22		A

1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220FP and I<sup>2</sup>PAKFP




Figure 3. Thermal impedance for TO-220FP and I<sup>2</sup>PAKFP




Figure 4. Safe operating area for TO-220




Figure 5. Thermal impedance for TO-220




Figure 6. Output characteristics




Figure 7. Transfer characteristics




Figure 8. Static drain-source on-resistance




Figure 9. Gate charge vs gate-source voltage




Figure 10. Capacitance variations




Figure 11. Normalized gate threshold voltage vs temperature




Figure 12. Normalized on-resistance vs temperature




Figure 13. Source-drain diode forward characteristics





Figure 14. Normalized  $V_{DS}$  vs temperature





### 3 Test circuits

Figure 15. Switching times test circuit for resistive load



Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times



Figure 18. Unclamped inductive load test circuit




Figure 19. Unclamped inductive waveform



Figure 20. Switching time waveform



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

**Table 9. TO-220FP mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.4		4.6
B	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
H	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Figure 21. TO-220FP drawing




Table 10. I<sup>2</sup>PAKFP (TO-281) mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
B	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
E	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95	-	5.20
H	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.30		7.50

Figure 22. I<sup>2</sup>PAKFP (TO-281) drawing





Table 11. TO-220 type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
∅P	3.75		3.85
Q	2.65		2.95

Figure 23. TO-220 type A drawing



0015988\_typeA\_Rev\_T

## 5 Revision history

Table 12. Document revision history

Date	Revision	Changes
11-May-2011	1	Initial release.
21-Jun-2011	2	Document status promoted from preliminary data to datasheet, added <a href="#">Section 2.1: Electrical characteristics (curves)</a> .
17-Jul-2013	3	<ul style="list-style-type: none"><li>– Added: I<sup>2</sup>PAKFP package</li><li>– Added: <a href="#">Table 10</a> and <a href="#">Figure 22</a></li><li>– Updated: <a href="#">Section 4: Package mechanical data</a></li><li>– Minor text changes</li></ul>

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)