

# 16

## M16C/29 Group Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER  
M16C FAMILY / M16C/Tiny SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

### Keep safety first in your circuit designs!

- Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).


- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# How to Use This Manual

This hardware manual provides detailed information on features in the M16C/29 Group microcomputer.

Users are expected to have basic knowledge of electric circuits, logical circuits and micro-computer.

Each register diagram contains bit functions with the following symbols and descriptions.



\*1

Blank: Set to "0" or "1" according to your intended use

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

\*2

RW: Read and write

RO: Read only

WO: Write only

—: Nothing is assigned

\*3

Terms to use here are explained as follows.

- Nothing is assigned

Nothing is assigned to the bit concerned. When write, set to "0" for new function in future plan.

- Reserved bit

Reserved bit. Set the specified value.

- Avoid this setting

The operation at having selected is not guaranteed.

- Function varies depending on each operation mode

Bit function varies depending on peripheral function mode.

Refer to register diagrams in each mode.

## M16C Family Documents

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, specifications of peripheral functions, electrical characteristics, timing charts)
Software Manual	Detailed description about instructions and microcomputer performance by each instruction
Application Note	<ul style="list-style-type: none"><li>• Application examples of peripheral functions</li><li>• Sample programs</li><li>• Introductory description about basic functions in M16C family</li><li>• Programming method with the assembly and C languages</li></ul>

# Table of Contents

Quick Reference to Pages Classified by Address .....	B-1
1. Overview .....	1
1.1 Applications .....	1
1.2 Performance Outline .....	2
1.3 Block Diagram .....	4
1.4 Product List .....	6
1.5 Pin Configuration .....	10
1.6 Pin Description .....	12
2. Central Processing Unit (CPU) .....	14
2.1 Data Registers (R0, R1, R2 and R3) .....	14
2.2 Address Registers (A0 and A1) .....	14
2.3 Frame Base Register (FB) .....	15
2.4 Interrupt Table Register (INTB) .....	15
2.5 Program Counter (PC) .....	15
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) .....	15
2.7 Static Base Register (SB) .....	15
2.8 Flag Register (FLG) .....	15
2.8.1 Carry Flag (C Flag) .....	15
2.8.2 Debug Flag (D Flag) .....	15
2.8.3 Zero Flag (Z Flag) .....	15
2.8.4 Sign Flag (S Flag) .....	15
2.8.5 Register Bank Select Flag (B Flag) .....	15
2.8.6 Overflow Flag (O Flag) .....	15
2.8.7 Interrupt Enable Flag (I Flag) .....	15
2.8.8 Stack Pointer Select Flag (U Flag) .....	15
2.8.9 Processor Interrupt Priority Level (IPL) .....	15
2.8.10 Reserved Area .....	15
3. Memory .....	16
4. Special Function Register (SFR) Map .....	17
5. Reset .....	28
5.1 Hardware Reset .....	28
5.1.1 Hardware Reset 1 .....	28
5.1.2 Hardware Reset 2 .....	28

5.2 Software Reset .....	29
5.3 Watchdog Timer Reset .....	29
5.4 Oscillation Stop Detection Reset .....	29
5.5 Voltage Detection Circuit .....	31
5.5.1 Voltage Down Detection Interrupt .....	34
5.5.2 Limitations on Exiting Stop Mode .....	36
5.5.3 Limitations on Exiting Wait Mode .....	36
6. Processor Mode .....	37
7. Clock Generation Circuit .....	38
7.1 Main Clock .....	45
7.2 Sub Clock .....	46
7.3 On-chip Oscillator Clock .....	47
7.4 PLL Clock .....	47
7.5 CPU Clock and Peripheral Function Clock .....	49
7.5.1 CPU Clock .....	49
7.5.2 Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32, fCAN0) ....	49
7.5.3 ClockOutput Function .....	49
7.6 Power Control .....	50
7.6.1 Normal Operation Mode .....	50
7.6.1.1 High-speed Mode .....	50
7.6.1.2 PLL Operation Mode .....	50
7.6.1.3 Medium-speed Mode .....	50
7.6.1.4 Low-speed Mode .....	50
7.6.1.5 Low Power Dissipation Mode .....	50
7.6.1.6 On-chip Oscillator Mode .....	51
7.6.1.7 On-chip Oscillator Low Power Dissipation Mode .....	51
7.6.2 Wait Mode .....	51
7.6.2.1 Peripheral Function Clock Stop Function .....	51
7.6.2.2 Entering Wait Mode .....	51
7.6.2.3 Pin Status During Wait Mode .....	52
7.6.2.4 Exiting Wait Mode .....	52
7.6.3 Stop Mode .....	53
7.6.3.1 Entering Stop Mode .....	53
7.6.3.2 Pin Status during Stop Mode .....	53
7.6.3.3 Exiting Stop Mode .....	53
7.7 System Clock Protective Function .....	57
7.8 Oscillation Stop and Re-oscillation Detect Function .....	57

7.8.1 Operation When CM27 bit = 0 (Oscillation Stop Detection Reset).....	58
7.8.2 Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Detect Interrupt) .....	58
7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function .....	59
<b>8. Protection .....</b>	<b>60</b>
<b>9. Interrupts .....</b>	<b>61</b>
9.1 Type of Interrupts .....	61
9.1.1 Software Interrupts .....	62
9.1.1.1 Undefined Instruction Interrupt .....	62
9.1.1.2 Overflow Interrupt .....	62
9.1.1.3 BRK Interrupt .....	62
9.1.1.4 INT Instruction Interrupt .....	62
9.1.2 Hardware Interrupts .....	63
9.1.2.1 Special Interrupts .....	63
9.1.2.1.1 $\overline{\text{NMI}}$ Interrupt .....	63
9.1.2.1.2 $\overline{\text{DBC}}$ Interrupt .....	63
9.1.2.1.3 Watchdog Timer Interrupt .....	63
9.1.2.1.4 Oscillation Stop and Re-oscillation Detection Interrupt .....	63
9.1.2.1.5 Voltage Down Detection Interrupt.....	63
9.1.2.1.6 Single-step Interrupt .....	63
9.1.2.1.7 Address Match Interrupt .....	63
9.1.2.2 Peripheral Function Interrupts .....	63
9.2 Interrupts and Interrupt Vector .....	64
9.2.1 Fixed Vector Tables .....	64
9.2.2 Relocatable Vector Tables .....	65
9.3 Interrupt Control.....	66
9.3.1 I Flag .....	69
9.3.2 IR Bit .....	69
9.3.3 ILVL2 to ILVL0 Bits and IPL.....	69
9.4 Interrupt Sequence .....	70
9.4.1 Interrupt Response Time .....	71
9.4.2 Variation of IPL when Interrupt Request is Accepted .....	71
9.4.3 Saving Registers .....	72
9.4.4 Returning from an Interrupt Routine.....	74
9.5 Interrupt Priority .....	74
9.5.1 Interrupt Priority Resolution Circuit .....	74
9.6 $\overline{\text{INT}}$ Interrupt .....	76
9.7 $\overline{\text{NMI}}$ Interrupt.....	76

9.8 Key Input Interrupt .....	77
9.9 CAN0 Wake-up Interrupt .....	77
9.10 Address Match Interrupt .....	78
<b>10. Watchdog Timer .....</b>	<b>80</b>
10.1 Count source protective mode .....	80
10.2 Cold start / Warm start .....	82
<b>11. DMAC .....</b>	<b>83</b>
11.1 Transfer Cycles .....	88
11.1.1 Effect of Source and Destination Addresses .....	88
11.1.2 Effect of Software Wait .....	88
11.2. DMA Transfer Cycles .....	90
11.3 DMA Enable .....	91
11.4 DMA Request .....	91
11.5 Channel Priority and DMA Transfer Timing .....	92
<b>12. Timers .....</b>	<b>93</b>
12.1 Timer A .....	95
12.1.1. Timer Mode .....	98
12.1.2. Event Counter Mode .....	99
12.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing .....	103
12.1.3. One-shot Timer Mode .....	104
12.1.4. Pulse Width Modulation (PWM) Mode .....	106
12.2 Timer B .....	109
12.2.1 Timer Mode .....	111
12.2.2 Event Counter Mode .....	112
12.2.3 Pulse Period and Pulse Width Measurement Mode .....	113
12.2.4 A/D Trigger Mode .....	115
12.3 Three-phase Motor Control Timer Function .....	117
12.3.1 Position-data-retain Function .....	128
12.3.1.1 Operation of the Position-data-retain Function .....	128
12.3.1.2 Position-data-retain Function Control Register .....	129
12.3.1.2.1 W-phase Position Data Retain Bit (PDRW) .....	129
12.3.1.2.2 V-phase Position Data Retain Bit (PDRV) .....	129
12.3.1.2.3 U-phase Position Data Retain Bit (PDRU) .....	129
12.3.1.2.4 Retain-trigger Polarity Select Bit (PDRT) .....	129
12.3.2 Three-phase/Port Output Switch Function .....	130
<b>13. Timer S (Input Capture/Output Compare) .....</b>	<b>132</b>



13.1 Base Timer .....	144
13.1.1 Base Timer Reset Register .....	148
13.2 Interrupt Operation .....	149
13.3 DMA Support .....	149
13.4 Time Measurement Function .....	150
13.5 Waveform Generation Function .....	154
13.5.1 Single-Phase Waveform Output Mode .....	155
13.5.2 Phase-Delayed Waveform Output Mode .....	157
13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode .....	159
13.6 I/O Port Function Select .....	161
13.6.1 INPC17 Alternate Input Pin Selection .....	162
13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17 .....	162
<b>14. Serial I/O .....</b>	<b>163</b>
14.1. UARTi (i=0 to 2) .....	163
14.1.1. Clock Synchronous serial I/O Mode .....	173
14.1.1.1 CLK Polarity Select Function .....	177
14.1.1.2 LSB First/MSB First Select Function .....	177
14.1.1.3 Continuous receive mode .....	178
14.1.1.4 Serial data logic switch function (UART2) .....	178
14.1.1.5 Transfer clock output from multiple pins function (UART1) .....	178
14.1.1.6 $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function (UART0) .....	179
14.1.2. Clock Asynchronous Serial I/O (UART) Mode .....	180
14.1.2.1. LSB First/MSB First Select Function .....	184
14.1.2.2. Serial Data Logic Switching Function (UART2) .....	185
14.1.2.3. TxD and RxD I/O Polarity Inverse Function (UART2) .....	185
14.1.2.4. $\overline{\text{CTS}}/\overline{\text{RTS}}$ Separate Function (UART0) .....	186
14.1.3 Special Mode 1 (I <sup>2</sup> C bus mode)(UART2) .....	187
14.1.3.1 Detection of Start and Stop Condition .....	193
14.1.3.2 Output of Start and Stop Condition .....	193
14.1.3.3 Arbitration .....	194
14.1.3.4 Transfer Clock .....	195
14.1.3.5 SDA Output .....	195
14.1.3.6 SDA Input .....	195
14.1.3.7 ACK and NACK .....	196
14.1.3.8 Initialization of Transmission/Reception .....	196
14.1.4 Special Mode 2 (UART2) .....	197
14.1.4.1 Clock Phase Setting Function .....	200
14.1.4.1.1 Master (Internal Clock) .....	200

14.1.4.1.2 Slave (External Clock) .....	200
14.1.5 Special Mode 3 (IEBus mode)(UART2) .....	202
14.1.6 Special Mode 4 (SIM Mode) (UART2) .....	204
14.1.6.1 Parity Error Signal Output .....	207
14.1.6.2 Format .....	208
14.2 SI/O3 and SI/O4 .....	209
14.2.1 SI/Oi Operation Timing .....	212
14.2.2 CLK Polarity Selection .....	212
14.2.3 Functions for Setting an SOUTi Initial Value .....	213
<b>15. A/D Converter .....</b>	<b>214</b>
15.1 Operation Modes .....	220
15.1.1 One-Shot Mode .....	220
15.1.2 Repeat mode .....	222
15.1.3 Single Sweep Mode .....	224
15.1.4 Repeat Sweep Mode 0 .....	226
15.1.5 Repeat Sweep Mode 1 .....	228
15.1.6 Simultaneous Sample Sweep Mode .....	230
15.1.7 Delayed Trigger Mode 0 .....	233
15.1.8 Delayed Trigger Mode 1 .....	239
15.2 Resolution Select Function .....	245
15.3 Sample and Hold .....	245
15.4 Current Consumption Reducing Function .....	245
15.5 Analog Input Pin and External Sensor Equivalent Circuit Example .....	245
15.6 Precautions of Using A/D Converter .....	246
<b>16. Multi-master I<sup>2</sup>C bus Interface .....</b>	<b>247</b>
16.1 I <sup>2</sup> C0 Data Shift Register (S00 register) .....	256
16.2 I <sup>2</sup> C0 Address Register (S0D0 register) .....	256
16.3 I <sup>2</sup> C0 Clock Control Register (S20 register) .....	257
16.3.1 Bits 0 to 4: SCL frequency control bits (CCR0–CCR4) .....	257
16.3.2 Bit 5: SCL mode specification bit (FAST MODE) .....	257
16.3.3 Bit 6: ACK bit (ACK BIT) .....	257
16.3.4 Bit 7: ACK clock bit (ACK) .....	257
16.4 I <sup>2</sup> C0 Control Register 0 (S1D0 register) .....	259
16.4.1 Bits 0 to 2: Bit counter (BC0–BC2) .....	259
16.4.2 Bit 3: I <sup>2</sup> C interface enable bit (ES0) .....	259
16.4.3 Bit 4: Data format select bit (ALS) .....	259
16.4.4 Bit 6: I <sup>2</sup> C bus interface reset bit (IHR) .....	259

16.4.5	Bit 7: I <sup>2</sup> C bus interface pin input level select bit (TISS)	260
16.5	I <sup>2</sup> C0 Status Register (S10 register)	261
16.5.1	Bit 0: Last receive bit (LRB)	261
16.5.2	Bit 1: General call detection flag (ADR0)	261
16.5.3	Bit 2: Slave address comparison flag (AAS)	261
16.5.4	Bit 3: Arbitration lost detection flag (AL)(Note 1)	261
16.5.5	Bit 4: I <sup>2</sup> C bus interface interrupt request bit (PIN)	262
16.5.6	Bit 5: Bus busy flag (BB)	262
16.5.7	Bit 6: Communication mode select bit (transfer direction select bit: TRX)	263
16.5.8	Bit 7: Communication mode select bit (master/slave select bit: MST)	263
16.6	I <sup>2</sup> C0 control register 1 (S3D0 register)	264
16.6.1	Bit 0 : Interrupt enable bit by STOP condition (SIM )	264
16.6.2	Bit 1: Interrupt enable bit at the completion of data receive (WIT)	264
16.6.3	Bits 2,3 : Port function select bits PED, PEC	265
16.6.4	Bits 4,5 : SDA/SCL logic output value monitor bits SDAM/SCLM	266
16.6.5	Bits 6,7 : I <sup>2</sup> C system clock select bits ICK0, ICK1	266
16.6.6	The address receive in STOP mode/WAIT mode	266
16.7	I <sup>2</sup> C0 control register 2 (S3D0 register)	267
16.7.1	Bit0: Time out detection function enable bit (TOE)	268
16.7.2	Bit1: Time out detection flag (TOF )	268
16.7.3	Bit2: time out detection period select bit (TOSEL)	268
16.7.4	Bits 3,4,5: I <sup>2</sup> C system clock select bits (ICK2-4)	268
16.7.5	Bit7: STOP condition detection interrupt request bit (SCPIN)	268
16.8	I <sup>2</sup> C0 START/STOP condition control registers (S2D0 register)	269
16.8.1	Bit0-Bit4: START/STOP condition setting bits (SSC0-SSC4)	269
16.8.2	Bit5: SCL/SDA interrupt pin polarity select bit (SIP)	269
16.8.3	Bit6 : SCL/SDA interrupt pin select bit (SIS)	269
16.8.4	Bit7: START/STOP condition generation select bit (STSPSEL)	269
16.9	START Condition Generation Method	270
16.10	START condition duplicate protect function	271
16.11	STOP Condition Generation Method	271
16.12	START/STOP Condition Detect Operation	273
16.13	Address Data Communication	274
16.13.1	Example of Master Transmit	274
16.13.2	Example of Slave Receive	275
16.14	Usage precautions	277
17.	CAN Module	280
17.1.	CAN Module-Related Registers	281

17.1.1. CAN0 Message Box .....	282
17.1.2. Acceptance Mask Registers .....	284
17.1.3. CAN SFR Registers .....	285
17.1.3.1. C0MCTLj Register (j = 0 to 15) .....	285
17.1.3.2. C0CTLR Register .....	286
17.1.3.3. C0STR Register .....	287
17.1.3.4. C0SSTR Register .....	288
17.1.3.5. C0ICR Register .....	289
17.1.3.6. C0IDR Register .....	289
17.1.3.7. C0CONR Register .....	290
17.1.3.8. C0RECR Register .....	291
17.1.3.9. C0TECR Register .....	291
17.1.3.10. C0TSR Register .....	292
17.1.3.11. C0AFS Register .....	292
17.2. Operational Modes .....	293
17.2.1. CAN Reset/Initialization Mode .....	293
17.2.2. CAN Operation Mode .....	294
17.2.3. CAN Sleep Mode .....	294
17.2.4. CAN Interface Sleep Mode .....	295
17.2.5. Bus Off State .....	295
17.3. Configuration of the CAN Module System Clock .....	296
17.3.1. Bit Timing Configuration .....	296
17.3.2. Bit-rate .....	297
17.4. Acceptance Filtering Function and Masking Function .....	298
17.5. Acceptance Filter Support Unit (ASU) .....	299
17.6. Basic CAN Mode .....	300
17.7. Return from Bus off Function .....	301
17.8. Time Stamp Counter and Time Stamp Function .....	301
17.9. Listen-Only Mode .....	301
17.10. Reception and Transmission .....	302
17.10.1. Reception .....	303
17.10.2. Transmission .....	304
17.11. CAN Interrupt .....	305
18. CRC Calculation Circuit .....	306
18.1. CRC Snoop .....	306
19. Programmable I/O Ports .....	309
19.1 Port Pi Direction Register (PDi Register, i = 0 to 3, 6 to 10) .....	309

19.2 Port Pi Register (Pi Register, i = 0 to 3, 6 to 10) .....	309
19.3 Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers) .....	309
19.4 Port Control Register .....	309
19.5 Pin Assignment Control register (PACR) .....	310
19.6 Digital Debounce function .....	310
<b>20. Electrical Characteristics .....</b>	<b>323</b>
20.1. Normal version .....	323
20.2. T version .....	344
<b>21. Flash Memory Version .....</b>	<b>365</b>
21.1 Flash Memory Performance .....	365
21.2 Memory Map .....	367
21.3 Functions To Prevent Flash Memory from Rewriting .....	370
21.3.1 ROM Code Protect Function .....	370
21.3.2 ID Code Check Function .....	370
21.4 CPU Rewrite Mode .....	372
21.4.1 EW0 Mode .....	373
21.4.2 EW1 Mode .....	373
21.5 Register Description .....	374
21.5.1 Flash memory control register 0 (FMR0): .....	374
•FMR 00 Bit .....	374
•FMR01 Bit .....	374
•FMR02 Bit .....	374
•FMSTP Bit .....	374
•FMR06 Bit .....	374
•FMR07 Bit .....	374
21.5.2 Flash memory control register 1 (FMR1): .....	375
•FMR11 Bit .....	375
•FMR16 Bit .....	375
•FMR17 Bit .....	375
21.5.3 Flash memory control register 4 (FMR4): .....	375
•FMR40 Bit .....	375
•FMR41 Bit .....	375
•FMR46 Bit .....	375
21.6 Precautions in CPU Rewrite Mode .....	380
21.6.1 Operation Speed .....	380
21.6.2 Prohibited Instructions .....	380
21.6.3 Interrupts .....	380

21.6.4 How to Access .....	380
21.6.5 Writing in the User ROM Space .....	380
21.6.5.1 EW0 Mode .....	380
21.6.5.2 EW1 Mode .....	380
21.6.6 DMA Transfer .....	381
21.6.7 Writing Command and Data .....	381
21.6.8 Wait Mode .....	381
21.6.9 Stop Mode .....	381
21.6.10 Low Power Consumption Mode and On-chip Oscillator-Low Power Consumption Mode .....	381
21.7 Software Commands .....	382
21.7.1 Read Array Command (FF <sub>16</sub> ) .....	382
21.7.2 Read Status Register Command (70 <sub>16</sub> ) .....	382
21.7.3 Clear Status Register Command (501 <sub>6</sub> ) .....	383
21.7.4 Program Command (40 <sub>16</sub> ) .....	383
21.7.5 Block Erase .....	384
21.8 Status Register .....	386
21.8.1 Sequence Status (SR7 and FMR00 Bits) .....	386
21.8.2 Erase Status (SR5 and FMR07 Bits) .....	386
21.8.3 Program Status (SR4 and FMR06 Bits) .....	386
21.8.4 Full Status Check .....	387
21.9 Standard Serial I/O Mode .....	389
21.9.1 ID Code Check Function .....	389
21.9.2 Example of Circuit Application in Standard Serial I/O Mode .....	393
21.10 Parallel I/O Mode .....	395
21.10.1 ROM Code Protect Function .....	395
21.11 CAN I/O Mode .....	396
21.11.1 ID code check function .....	396
21.11.2 Example of Circuit Application in CAN I/O Mode .....	399
22. Package .....	400
Register Index .....	401

## Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor mode register 0	PM0	37
0005 <sub>16</sub>	Processor mode register 1	PM1	37
0006 <sub>16</sub>	System clock control register 0	CM0	40
0007 <sub>16</sub>	System clock control register 1	CM1	41
0008 <sub>16</sub>			
0009 <sub>16</sub>	Address match interrupt enable register	AIER	79
000A <sub>16</sub>	Protect register	PRCR	60
000B <sub>16</sub>			
000C <sub>16</sub>	Oscillation stop detection register	CM2	42
000D <sub>16</sub>			
000E <sub>16</sub>	Watchdog timer start register	WDTS	81
000F <sub>16</sub>	Watchdog timer control register	WDC	81
0010 <sub>16</sub>			
0011 <sub>16</sub>	Address match interrupt register 0	RMAD0	79
0012 <sub>16</sub>			
0013 <sub>16</sub>			
0014 <sub>16</sub>			
0015 <sub>16</sub>	Address match interrupt register 1	RMAD1	79
0016 <sub>16</sub>			
0017 <sub>16</sub>			
0018 <sub>16</sub>			
0019 <sub>16</sub>	Voltage detection register 1	VCR1	32
001A <sub>16</sub>	Voltage detection register 2	VCR2	32
001B <sub>16</sub>			
001C <sub>16</sub>	PLL control register 0	PLC0	44
001D <sub>16</sub>			
001E <sub>16</sub>	Processor mode register 2	PM2	43
001F <sub>16</sub>	Voltage down detection interrupt register	D4INT	32
0020 <sub>16</sub>			
0021 <sub>16</sub>	DMA0 source pointer	SAR0	87
0022 <sub>16</sub>			
0023 <sub>16</sub>			
0024 <sub>16</sub>			
0025 <sub>16</sub>	DMA0 destination pointer	DAR0	87
0026 <sub>16</sub>			
0027 <sub>16</sub>			
0028 <sub>16</sub>	DMA0 transfer counter	TCR0	87
0029 <sub>16</sub>			
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>	DMA0 control register	DM0CON	86
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			
0030 <sub>16</sub>			
0031 <sub>16</sub>	DMA1 source pointer	SAR1	87
0032 <sub>16</sub>			
0033 <sub>16</sub>			
0034 <sub>16</sub>			
0035 <sub>16</sub>	DMA1 destination pointer	DAR1	87
0036 <sub>16</sub>			
0037 <sub>16</sub>			
0038 <sub>16</sub>	DMA1 transfer counter	TCR1	87
0039 <sub>16</sub>			
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>	DMA1 control register	DM1CON	86
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			

Note: The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	Page
0040 <sub>16</sub>			
0041 <sub>16</sub>	CAN0 wakeup interrupt control register	C01WKIC	67
0042 <sub>16</sub>	CAN0 successful reception interrupt control register	C0RECIC	67
0043 <sub>16</sub>	CAN0 successful transmission interrupt control register	C0TRMIC	67
0044 <sub>16</sub>	INT3 interrupt control register	INT3IC	67
0045 <sub>16</sub>	IC/OC 0 interrupt control register	ICOC0IC	67
0046 <sub>16</sub>	IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register	ICOC1IC IICIC	67 67
0047 <sub>16</sub>	IC/OC base timer interrupt control register, SciSDa interrupt control register	BTIC SCLDAIC	67 67
0048 <sub>16</sub>	SI/O4 interrupt control register, INT5 interrupt control register	S4IC, INT5IC	67 67
0049 <sub>16</sub>	SI/O3 interrupt control register, INT4 interrupt control register	S3IC, INT4IC	67 67
004A <sub>16</sub>	UART2 Bus collision detection interrupt control register	BCNIC	67
004B <sub>16</sub>	DMA0 interrupt control register	DM0IC	67
004C <sub>16</sub>	DMA1 interrupt control register	DM1IC	67
004D <sub>16</sub>	CAN0 error interrupt control register	C0ERRIC	67
004E <sub>16</sub>	A/D conversion interrupt control register Key input interrupt control register	ADIC KUPIC	67 67
004F <sub>16</sub>	UART2 transmit interrupt control register	S2TIC	67
0050 <sub>16</sub>	UART2 receive interrupt control register	S2RIC	67
0051 <sub>16</sub>	UART0 transmit interrupt control register	S0TIC	67
0052 <sub>16</sub>	UART0 receive interrupt control register	S0RIC	67
0053 <sub>16</sub>	UART1 transmit interrupt control register	S1TIC	67
0054 <sub>16</sub>	UART1 receive interrupt control register	S1RIC	67
0055 <sub>16</sub>	Timer A0 interrupt control register	TA0IC	67
0056 <sub>16</sub>	Timer A1 interrupt control register	TA1IC	67
0057 <sub>16</sub>	Timer A2 interrupt control register	TA2IC	67
0058 <sub>16</sub>	Timer A3 interrupt control register	TA3IC	67
0059 <sub>16</sub>	Timer A4 interrupt control register	TA4IC	67
005A <sub>16</sub>	Timer B0 interrupt control register	TB0IC	67
005B <sub>16</sub>	Timer B1 interrupt control register	TB1IC	67
005C <sub>16</sub>	Timer B2 interrupt control register	TB2IC	67
005D <sub>16</sub>	INT0 interrupt control register	INT0IC	67
005E <sub>16</sub>	INT1 interrupt control register	INT1IC	67
005F <sub>16</sub>	INT2 interrupt control register	INT2IC	67
0060 <sub>16</sub>			
0061 <sub>16</sub>			
0062 <sub>16</sub>	CAN0 message box 0: Identifier/DLC		282
0063 <sub>16</sub>			
0064 <sub>16</sub>			
0065 <sub>16</sub>			
0066 <sub>16</sub>			
0067 <sub>16</sub>	CAN 0 message box 0: Data field		282
0068 <sub>16</sub>			
0069 <sub>16</sub>			
006A <sub>16</sub>			
006B <sub>16</sub>			
006C <sub>16</sub>			
006D <sub>16</sub>			
006E <sub>16</sub>	CAN0 message box 0: Time stamp		282
006F <sub>16</sub>			
0070 <sub>16</sub>			
0071 <sub>16</sub>	CAN0 message box 1: Identifier/DLC		282
0072 <sub>16</sub>			
0073 <sub>16</sub>			
0074 <sub>16</sub>			
0075 <sub>16</sub>			
0076 <sub>16</sub>			
0077 <sub>16</sub>	CAN 0 message box 1: Data field		282
0078 <sub>16</sub>			
0079 <sub>16</sub>			
007A <sub>16</sub>			
007B <sub>16</sub>			
007C <sub>16</sub>			
007D <sub>16</sub>			
007E <sub>16</sub>	CAN0 message box 1: Time stamp		282
007F <sub>16</sub>			

## Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page	Address	Register	Symbol	Page
0080 <sub>16</sub> 0081 <sub>16</sub> 0082 <sub>16</sub> 0083 <sub>16</sub> 0084 <sub>16</sub> 0085 <sub>16</sub>	CAN0 message box 2: Identifier/DLC		282	00C0 <sub>16</sub> 00C1 <sub>16</sub> 00C2 <sub>16</sub> 00C3 <sub>16</sub> 00C4 <sub>16</sub> 00C5 <sub>16</sub>	CAN0 message box 6: Identifier/DLC		282
0086 <sub>16</sub> 0087 <sub>16</sub> 0088 <sub>16</sub> 0089 <sub>16</sub> 008A <sub>16</sub> 008B <sub>16</sub> 008C <sub>16</sub> 008D <sub>16</sub>	CAN0 message box 2: Data field		282	00C6 <sub>16</sub> 00C7 <sub>16</sub> 00C8 <sub>16</sub> 00C9 <sub>16</sub> 00CA <sub>16</sub> 00CB <sub>16</sub> 00CC <sub>16</sub> 00CD <sub>16</sub>	CAN0 message box 6: Data field		282
008E <sub>16</sub> 008F <sub>16</sub>	CAN0 message box 2: time stamp		282	00CE <sub>16</sub> 00CF <sub>16</sub>	CAN0 message box 6: time stamp		282
0090 <sub>16</sub> 0091 <sub>16</sub> 0092 <sub>16</sub> 0093 <sub>16</sub> 0094 <sub>16</sub> 0095 <sub>16</sub>	CAN0 message box 3: Identifier/DLC		282	00D0 <sub>16</sub> 00D1 <sub>16</sub> 00D2 <sub>16</sub> 00D3 <sub>16</sub> 00D4 <sub>16</sub> 00D5 <sub>16</sub>	CAN0 message box 7: Identifier/DLC		282
0096 <sub>16</sub> 0097 <sub>16</sub> 0098 <sub>16</sub> 0099 <sub>16</sub> 009A <sub>16</sub> 009B <sub>16</sub> 009C <sub>16</sub> 009D <sub>16</sub>	CAN0 message box 3: Data field		282	00D6 <sub>16</sub> 00D7 <sub>16</sub> 00D8 <sub>16</sub> 00D9 <sub>16</sub> 00DA <sub>16</sub> 00DB <sub>16</sub> 00DC <sub>16</sub> 00DD <sub>16</sub>	CAN0 message box 7: Data field		282
009E <sub>16</sub> 009F <sub>16</sub>	CAN0 message box 3: time stamp		282	00DE <sub>16</sub> 00DF <sub>16</sub>	CAN0 message box 7: time stamp		282
00A0 <sub>16</sub> 00A1 <sub>16</sub> 00A2 <sub>16</sub> 00A3 <sub>16</sub> 00A4 <sub>16</sub> 00A5 <sub>16</sub>	CAN0 message box 4: Identifier/DLC		282	00E0 <sub>16</sub> 00E1 <sub>16</sub> 00E2 <sub>16</sub> 00E3 <sub>16</sub> 00E4 <sub>16</sub> 00E5 <sub>16</sub>	CAN0 message box 8: Identifier/DLC		282
00A6 <sub>16</sub> 00A7 <sub>16</sub> 00A8 <sub>16</sub> 00A9 <sub>16</sub> 00AA <sub>16</sub> 00AB <sub>16</sub> 00AC <sub>16</sub> 00AD <sub>16</sub>	CAN0 message box 4: Data field		282	00E6 <sub>16</sub> 00E7 <sub>16</sub> 00E8 <sub>16</sub> 00E9 <sub>16</sub> 00EA <sub>16</sub> 00EB <sub>16</sub> 00EC <sub>16</sub> 00ED <sub>16</sub>	CAN0 message box 8: Data field		282
00AE <sub>16</sub> 00AF <sub>16</sub>	CAN0 message box 4: time stamp		282	00EE <sub>16</sub> 00EF <sub>16</sub>	CAN0 message box 8: time stamp		282
00B0 <sub>16</sub> 00B1 <sub>16</sub> 00B2 <sub>16</sub> 00B3 <sub>16</sub> 00B4 <sub>16</sub> 00B5 <sub>16</sub>	CAN0 message box 5: Identifier/DLC		282	00F0 <sub>16</sub> 00F1 <sub>16</sub> 00F2 <sub>16</sub> 00F3 <sub>16</sub> 00F4 <sub>16</sub> 00F5 <sub>16</sub>	CAN0 message box 9: Identifier/DLC		282
00B6 <sub>16</sub> 00B7 <sub>16</sub> 00B8 <sub>16</sub> 00B9 <sub>16</sub> 00BA <sub>16</sub> 00BB <sub>16</sub> 00BC <sub>16</sub> 00BD <sub>16</sub>	CAN0 message box 5: Data field		282	00F6 <sub>16</sub> 00F7 <sub>16</sub> 00F8 <sub>16</sub> 00F9 <sub>16</sub> 00FA <sub>16</sub> 00FB <sub>16</sub> 00FC <sub>16</sub> 00FD <sub>16</sub>	CAN0 message box 9: Data field		282
00BE <sub>16</sub> 00BF <sub>16</sub>	CAN0 message box 5: time stamp		282	00FE <sub>16</sub> 00FF <sub>16</sub>	CAN0 message box 9: time stamp		282

Note: The blank areas are reserved and cannot be accessed by users.



## Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page	Address	Register	Symbol	Page
0100 <sub>16</sub> 0101 <sub>16</sub> 0102 <sub>16</sub> 0103 <sub>16</sub> 0104 <sub>16</sub> 0105 <sub>16</sub>	CAN0 message box 10: Identifier/DLC		282	0140 <sub>16</sub> 0141 <sub>16</sub> 0142 <sub>16</sub> 0143 <sub>16</sub> 0144 <sub>16</sub> 0145 <sub>16</sub>	CAN0 message box 14: Identifier/DLC		282
0106 <sub>16</sub> 0107 <sub>16</sub> 0108 <sub>16</sub> 0109 <sub>16</sub> 010A <sub>16</sub> 010B <sub>16</sub> 010C <sub>16</sub> 010D <sub>16</sub>	CAN0 message box 10: Data field		282	0146 <sub>16</sub> 0147 <sub>16</sub> 0148 <sub>16</sub> 0149 <sub>16</sub> 014A <sub>16</sub> 014B <sub>16</sub> 014C <sub>16</sub> 014D <sub>16</sub>	CAN0 message box 14: Data field		282
010E <sub>16</sub> 010F <sub>16</sub>	CAN0 message box 10: time stamp		282	014E <sub>16</sub> 014F <sub>16</sub>	CAN0 message box 14: time stamp		282
0110 <sub>16</sub> 0111 <sub>16</sub> 0112 <sub>16</sub> 0113 <sub>16</sub> 0114 <sub>16</sub> 0115 <sub>16</sub>	CAN0 message box 11: Identifier/DLC		282	0150 <sub>16</sub> 0151 <sub>16</sub> 0152 <sub>16</sub> 0153 <sub>16</sub> 0154 <sub>16</sub> 0155 <sub>16</sub>	CAN0 message box 15: Identifier/DLC		282
0116 <sub>16</sub> 0117 <sub>16</sub> 0118 <sub>16</sub> 0119 <sub>16</sub> 011A <sub>16</sub> 011B <sub>16</sub> 011C <sub>16</sub> 011D <sub>16</sub>	CAN0 message box 11: Data field		282	0156 <sub>16</sub> 0157 <sub>16</sub> 0158 <sub>16</sub> 0159 <sub>16</sub> 015A <sub>16</sub> 015B <sub>16</sub> 015C <sub>16</sub> 015D <sub>16</sub>	CAN0 message box 15: Data field		282
011E <sub>16</sub> 011F <sub>16</sub>	CAN0 message box 11: time stamp		282	015E <sub>16</sub> 015F <sub>16</sub>	CAN0 message box 15: time stamp		282
0120 <sub>16</sub> 0121 <sub>16</sub> 0122 <sub>16</sub> 0123 <sub>16</sub> 0124 <sub>16</sub> 0125 <sub>16</sub>	CAN0 message box 12: Identifier/DLC		282	0160 <sub>16</sub> 0161 <sub>16</sub> 0162 <sub>16</sub> 0163 <sub>16</sub> 0164 <sub>16</sub> 0165 <sub>16</sub>	CAN0 global mask register	COGMR	284
0126 <sub>16</sub> 0127 <sub>16</sub> 0128 <sub>16</sub> 0129 <sub>16</sub> 012A <sub>16</sub> 012B <sub>16</sub> 012C <sub>16</sub> 012D <sub>16</sub>	CAN0 message box 12: Data field		282	0166 <sub>16</sub> 0167 <sub>16</sub> 0168 <sub>16</sub> 0169 <sub>16</sub> 016A <sub>16</sub> 016B <sub>16</sub>	CAN0 local mask A register	COLMAR	284
012E <sub>16</sub> 012F <sub>16</sub>	CAN0 message box 12: time stamp		282	016C <sub>16</sub> 016D <sub>16</sub> 016E <sub>16</sub> 016F <sub>16</sub>	CAN0 local mask B register	COLMBR	284
0130 <sub>16</sub> 0131 <sub>16</sub> 0132 <sub>16</sub> 0133 <sub>16</sub> 0134 <sub>16</sub> 0135 <sub>16</sub>	CAN0 message box 13: Identifier/DLC		282	0170 <sub>16</sub> 0171 <sub>16</sub> 0172 <sub>16</sub> 0173 <sub>16</sub> 0174 <sub>16</sub> 0175 <sub>16</sub>			
0136 <sub>16</sub> 0137 <sub>16</sub> 0138 <sub>16</sub> 0139 <sub>16</sub> 013A <sub>16</sub> 013B <sub>16</sub> 013C <sub>16</sub> 013D <sub>16</sub>	CAN0 message box 13: Data field		282	0176 <sub>16</sub> 0177 <sub>16</sub> 0178 <sub>16</sub> 0179 <sub>16</sub> 017A <sub>16</sub> 017B <sub>16</sub> 017C <sub>16</sub> 017D <sub>16</sub>			
013E <sub>16</sub> 013F <sub>16</sub>	CAN0 message box 13: time stamp		282	017E <sub>16</sub> 017F <sub>16</sub>			

Note: The blank areas are reserved and cannot be accessed by users.



## Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
0300 <sub>16</sub> 0301 <sub>16</sub>	TM, WG register 0	G1TM0, G1PO0	139, 140
0302 <sub>16</sub> 0303 <sub>16</sub>	TM, WG register 1	G1TM1, G1PO1	139, 140
0304 <sub>16</sub> 0305 <sub>16</sub>	TM, WG register 2	G1TM2, G1PO2	139, 140
0306 <sub>16</sub> 0307 <sub>16</sub>	TM, WG register 3	G1TM3, G1PO3	139, 140
0308 <sub>16</sub> 0309 <sub>16</sub>	TM, WG register 4	G1TM4, G1PO4	139, 140
030A <sub>16</sub> 030B <sub>16</sub>	TM, WG register 5	G1TM5, G1PO5	139, 140
030C <sub>16</sub> 030D <sub>16</sub>	TM, WG register 6	G1TM6, G1PO6	139, 140
030E <sub>16</sub> 030F <sub>16</sub>	TM, WG register 7	G1TM7, G1PO7	139, 140
0310 <sub>16</sub>	WG control register 0	G1POCR0	139
0311 <sub>16</sub>	WG control register 1	G1POCR1	139
0312 <sub>16</sub>	WG control register 2	G1POCR2	139
0313 <sub>16</sub>	WG control register 3	G1POCR3	139
0314 <sub>16</sub>	WG control register 4	G1POCR4	139
0315 <sub>16</sub>	WG control register 5	G1POCR5	139
0316 <sub>16</sub>	WG control register 6	G1POCR6	139
0317 <sub>16</sub>	WG control register 7	G1POCR7	139
0318 <sub>16</sub>	TM control register 0	G1TMCR0	138
0319 <sub>16</sub>	TM control register 1	G1TMCR1	138
031A <sub>16</sub>	TM control register 2	G1TMCR2	138
031B <sub>16</sub>	TM control register 3	G1TMCR3	138
031C <sub>16</sub>	TM control register 4	G1TMCR4	138
031D <sub>16</sub>	TM control register 5	G1TMCR5	138
031E <sub>16</sub>	TM control register 6	G1TMCR6	138
031F <sub>16</sub>	TM control register 7	G1TMCR7	138
0320 <sub>16</sub> 0321 <sub>16</sub>	Base timer register	G1BT	134
0322 <sub>16</sub>	Base timer control register 0	G1BCR0	134
0323 <sub>16</sub>	Base timer control register 1	G1BCR1	136
0324 <sub>16</sub>	TM prescale register 6	G1TPR6	138
0325 <sub>16</sub>	TM prescale register 7	G1TPR7	138
0326 <sub>16</sub>	Function enable register	G1FE	141
0327 <sub>16</sub>	Function select register	G1FS	141
0328 <sub>16</sub> 0329 <sub>16</sub>	Base timer reset register	G1BTRR	137
032A <sub>16</sub> 032B <sub>16</sub>	Divider register	G1DV	135
032C <sub>16</sub>			
032D <sub>16</sub>			
032E <sub>16</sub>			
032F <sub>16</sub>			
0330 <sub>16</sub>	Interrupt request register	G1IR	142
0331 <sub>16</sub>	Interrupt enable register 0	G1IE0	143
0332 <sub>16</sub>	Interrupt enable register 1	G1IE1	143
0333 <sub>16</sub>			
0334 <sub>16</sub>			
0335 <sub>16</sub>			
0336 <sub>16</sub>			
0337 <sub>16</sub>			
0338 <sub>16</sub>			
0339 <sub>16</sub>			
033A <sub>16</sub>			
033B <sub>16</sub>			
033C <sub>16</sub>			
033D <sub>16</sub>			
033E <sub>16</sub>	NMI digital debounce register	NDDR	320
033F <sub>16</sub>	P17 digital debounce register	P17DDR	320

Address	Register	Symbol	Page
0340 <sub>16</sub>			
0341 <sub>16</sub>			
0342 <sub>16</sub> 0343 <sub>16</sub>	Timer A1-1 register	TA11	122
0344 <sub>16</sub> 0345 <sub>16</sub>	Timer A2-1 register	TA21	122
0346 <sub>16</sub> 0347 <sub>16</sub>	Timer A4-1 register	TA41	122
0348 <sub>16</sub>	Three-phase PWM control register 0	INVC0	119
0349 <sub>16</sub>	Three-phase PWM control register 1	INVC1	120
034A <sub>16</sub>	Three-phase output buffer register 0	IDB0	121
034B <sub>16</sub>	Three-phase output buffer register 1	IDB1	121
034C <sub>16</sub>	Dead time timer	DTT	121
034D <sub>16</sub>	Timer B2 interrupt occurrence frequency set counter	ICTB2	121
034E <sub>16</sub> 034F <sub>16</sub>	Position data retain function control register	PDRF	129
0350 <sub>16</sub>			
0351 <sub>16</sub>			
0352 <sub>16</sub>			
0353 <sub>16</sub>			
0354 <sub>16</sub>			
0355 <sub>16</sub>			
0356 <sub>16</sub>			
0357 <sub>16</sub>			
0358 <sub>16</sub>	Port Function control register	PFCR	131
0359 <sub>16</sub>			
035A <sub>16</sub>			
035B <sub>16</sub>			
035C <sub>16</sub>			
035D <sub>16</sub>			
035E <sub>16</sub>	Interrupt request cause select register 2	IFSR2A	68
035F <sub>16</sub>	Interrupt request cause select register	IFSR	68, 76
0360 <sub>16</sub> 0361 <sub>16</sub>	SI/O3 transmit/receive register	S3TRR	210
0362 <sub>16</sub>	SI/O3 control register	S3C	210
0363 <sub>16</sub>	SI/O3 bit rate generator	S3BRG	210
0364 <sub>16</sub> 0365 <sub>16</sub>	SI/O4 transmit/receive register	S4TRR	210
0366 <sub>16</sub>	SI/O4 control register	S4C	210
0367 <sub>16</sub>	SI/O4 bit rate generator	S4BRG	210
0368 <sub>16</sub>			
0369 <sub>16</sub>			
036A <sub>16</sub>			
036B <sub>16</sub>			
036C <sub>16</sub>			
036D <sub>16</sub>			
036E <sub>16</sub>			
036F <sub>16</sub>			
0370 <sub>16</sub>			
0371 <sub>16</sub>			
0372 <sub>16</sub>			
0373 <sub>16</sub>			
0374 <sub>16</sub>	UART2 special mode register 4	U2SMR4	172
0375 <sub>16</sub>	UART2 special mode register 3	U2SMR3	172
0376 <sub>16</sub>	UART2 special mode register 2	U2SMR2	171
0377 <sub>16</sub>	UART2 special mode register	U2SMR	171
0378 <sub>16</sub>	UART2 transmit/receive mode register	U2MR	168
0379 <sub>16</sub>	UART2 bit rate generator	U2BRG	167
037A <sub>16</sub> 037B <sub>16</sub>	UART2 transmit buffer register	U2TB	167
037C <sub>16</sub>	UART2 transmit/receive control register 0	U2C0	169
037D <sub>16</sub>	UART2 transmit/receive control register 1	U2C1	170
037E <sub>16</sub> 037F <sub>16</sub>	UART2 receive buffer register	U2RB	167

Note : The blank areas are reserved and cannot be accessed by users.

## Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
0380 <sub>16</sub>	Count start flag	TABSR	99, 110, 124
0381 <sub>16</sub>	Clock prescaler reset flag	CPSRF	97, 110
0382 <sub>16</sub>	One-shot start flag	ONSF	97
0383 <sub>16</sub>	Trigger select register	TRGSR	97, 124
0384 <sub>16</sub>	Up-down flag	UDF	96
0385 <sub>16</sub>			
0386 <sub>16</sub>	Timer A0 register	TA0	96
0387 <sub>16</sub>			
0388 <sub>16</sub>	Timer A1 register	TA1	96, 122
0389 <sub>16</sub>			
038A <sub>16</sub>	Timer A2 register	TA2	96, 122
038B <sub>16</sub>			
038C <sub>16</sub>	Timer A3 register	TA3	96
038D <sub>16</sub>			
038E <sub>16</sub>	Timer A4 register	TA4	96, 122
038F <sub>16</sub>			
0390 <sub>16</sub>	Timer B0 register	TB0	110
0391 <sub>16</sub>			
0392 <sub>16</sub>	Timer B1 register	TB1	110
0393 <sub>16</sub>			
0394 <sub>16</sub>	Timer B2 register	TB2	110, 124
0395 <sub>16</sub>			
0396 <sub>16</sub>	Timer A0 mode register	TA0MR	95
0397 <sub>16</sub>	Timer A1 mode register	TA1MR	95, 125
0398 <sub>16</sub>	Timer A2 mode register	TA2MR	95, 125
0399 <sub>16</sub>	Timer A3 mode register	TA3MR	95
039A <sub>16</sub>	Timer A4 mode register	TA4MR	95, 125
039B <sub>16</sub>	Timer B0 mode register	TB0MR	109
039C <sub>16</sub>	Timer B1 mode register	TB1MR	109
039D <sub>16</sub>	Timer B2 mode register	TB2MR	109, 125
039E <sub>16</sub>	Timer B2 special mode register	TB2SC	116, 123
039F <sub>16</sub>			
03A0 <sub>16</sub>	UART0 transmit/receive mode register	U0MR	168
03A1 <sub>16</sub>	UART0 bit rate generator	U0BRG	167
03A2 <sub>16</sub>	UART0 transmit buffer register	U0TB	167
03A3 <sub>16</sub>			
03A4 <sub>16</sub>	UART0 transmit/receive control register 0	U0C0	169
03A5 <sub>16</sub>	UART0 transmit/receive control register 1	U0C1	170
03A6 <sub>16</sub>	UART0 receive buffer register	U0RB	167
03A7 <sub>16</sub>			
03A8 <sub>16</sub>	UART1 transmit/receive mode register	U1MR	168
03A9 <sub>16</sub>	UART1 bit rate generator	U1BRG	167
03AA <sub>16</sub>	UART1 transmit buffer register	U1TB	167
03AB <sub>16</sub>			
03AC <sub>16</sub>	UART1 transmit/receive control register 0	U1C0	169
03AD <sub>16</sub>	UART1 transmit/receive control register 1	U1C1	170
03AE <sub>16</sub>	UART1 receive buffer register	U1RB	167
03AF <sub>16</sub>			
03B0 <sub>16</sub>	UART transmit/receive control register 2	UCON	169
03B1 <sub>16</sub>			
03B2 <sub>16</sub>			
03B3 <sub>16</sub>			
03B4 <sub>16</sub>	CRC snoop address register	CRCSAR	307
03B5 <sub>16</sub>			
03B6 <sub>16</sub>	CRC mode register	CRCMR	307
03B7 <sub>16</sub>			
03B8 <sub>16</sub>	DMA0 request cause select register	DM0SL	85
03B9 <sub>16</sub>			
03BA <sub>16</sub>	DMA1 request cause select register	DM1SL	86
03BB <sub>16</sub>			
03BC <sub>16</sub>	CRC data register	CRCD	307
03BD <sub>16</sub>			
03BE <sub>16</sub>	CRC input register	CRCIN	307
03BF <sub>16</sub>			

Note : The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	Page
03C0 <sub>16</sub>	A/D register 0	AD0	218
03C1 <sub>16</sub>			
03C2 <sub>16</sub>	A/D register 1	AD1	218
03C3 <sub>16</sub>			
03C4 <sub>16</sub>	A/D register 2	AD2	218
03C5 <sub>16</sub>			
03C6 <sub>16</sub>	A/D register 3	AD3	218
03C7 <sub>16</sub>			
03C8 <sub>16</sub>	A/D register 4	AD4	218
03C9 <sub>16</sub>			
03CA <sub>16</sub>	A/D register 5	AD5	218
03CB <sub>16</sub>			
03CC <sub>16</sub>	A/D register 6	AD6	218
03CD <sub>16</sub>			
03CE <sub>16</sub>	A/D register 7	AD7	218
03CF <sub>16</sub>			
03D0 <sub>16</sub>			
03D1 <sub>16</sub>			
03D2 <sub>16</sub>	A/D trigger control register	ADTRGCON	217
03D3 <sub>16</sub>	A/D convert status register 0	ADSTAT0	218
03D4 <sub>16</sub>	A/D control register 2	ADCON2	216
03D5 <sub>16</sub>			
03D6 <sub>16</sub>	A/D control register 0	ADCON0	216
03D7 <sub>16</sub>	A/D control register 1	ADCON1	216
03D8 <sub>16</sub>			
03D9 <sub>16</sub>			
03DA <sub>16</sub>			
03DB <sub>16</sub>			
03DC <sub>16</sub>			
03DD <sub>16</sub>			
03DE <sub>16</sub>			
03DF <sub>16</sub>			
03E0 <sub>16</sub>	Port P0 register	P0	317
03E1 <sub>16</sub>	Port P1 register	P1	317
03E2 <sub>16</sub>	Port P0 direction register	PD0	316
03E3 <sub>16</sub>	Port P1 direction register	PD1	316
03E4 <sub>16</sub>	Port P2 register	P2	317
03E5 <sub>16</sub>	Port P3 register	P3	317
03E6 <sub>16</sub>	Port P2 direction register	PD2	316
03E7 <sub>16</sub>	Port P3 direction register	PD3	316
03E8 <sub>16</sub>			
03E9 <sub>16</sub>			
03EA <sub>16</sub>			
03EB <sub>16</sub>			
03EC <sub>16</sub>	Port P6 register	P6	317
03ED <sub>16</sub>	Port P7 register	P7	317
03EE <sub>16</sub>	Port P6 direction register	PD6	316
03EF <sub>16</sub>	Port P7 direction register	PD7	316
03F0 <sub>16</sub>	Port P8 register	P8	317
03F1 <sub>16</sub>	Port P9 register	P9	317
03F2 <sub>16</sub>	Port P8 direction register	PD8	316
03F3 <sub>16</sub>	Port P9 direction register	PD9	316
03F4 <sub>16</sub>	Port P10 register	P10	317
03F5 <sub>16</sub>			
03F6 <sub>16</sub>	Port P10 direction register	PD10	316
03F7 <sub>16</sub>			
03F8 <sub>16</sub>			
03F9 <sub>16</sub>			
03FA <sub>16</sub>			
03FB <sub>16</sub>			
03FC <sub>16</sub>	Pull-up control register 0	PUR0	318
03FD <sub>16</sub>	Pull-up control register 1	PUR1	318
03FE <sub>16</sub>	Pull-up control register 2	PUR2	318
03FF <sub>16</sub>	Port control register	PCR	319

## 1. Overview

The M16C/29 group of single-chip microcomputers is built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 64-pin and 80-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also contain a CAN module, makes it suitable for control of cars and LAN system of FA. In addition, they contain a multiplier and a DMAC, also making it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

### 1.1 Applications

Automotive body, safety & audio, LAN system of FA, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

## 1.2 Performance Outline

Table 1.2.1 lists performance outline of M16C/29 group 80-pin device.

Table 1.2.2 lists performance outline of M16C/29 group 64-pin device.

**Table 1.2.1. Performance outline of M16C/29 group (80-pin device)**

Item		Performance	
CPU	Number of basic instructions	91 instructions	
	Shortest instruction execution time	50 ns (f(BCLK)= 20MHz, Vcc= 3.0V to 5.5V) (Normal-ver./T-ver.) 100 ns (f(BCLK)= 10MHz, Vcc= 2.7V to 5.5V) (Normal-ver.) 50 ns (f(BCLK)= 20MHz, Vcc= 4.2V to 5.5V -40 to 105°C) (V-ver.) 62.5 ns (f(BCLK)= 16MHz, Vcc= 4.2V to 5.5V -40 to 125°C) (V-ver.)	
	Operation mode	Single chip mode	
	Address space	1M bytes	
	Memory capacity	ROM/RAM : See the product list	
	Peripheral function	port	Input/Output : 71 lines
Peripheral function	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase Motor Control Timer TimerS (Input Capture/Output Compare) : 16bit base timer x 1 channel (Input/Output x 8 channels)	
	Serial I/O	2 channels (UART0, UART1) UART, clock synchronous 1 channel (UART2) UART, clock synchronous, I <sup>2</sup> C bus <sup>1</sup> , or IEBus <sup>2</sup> 2 channels (SI/O3, SI/O4) Clock synchronous 1 channel (Multi-Master I <sup>2</sup> C bus <sup>1</sup> )	
	A/D converter	10 bits x 27 channels	
	DMAC	2 channels	
	CRC calculation circuit	2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selectable	
	CAN module	1 channel 2.0B BOSCH compliant	
	Watchdog timer	15 bits x 1 (with prescaler)	
	Interrupt	28 internal and 8 external sources, 4 software sources, 7 levels	
	Clock generation circuit	4 circuits <ul style="list-style-type: none"> <li>• Main clock</li> <li>• Sub-clock</li> <li>• On-chip oscillator(main-clock oscillation stop detect function)</li> <li>• PLL frequency synthesizer</li> </ul> (These circuits contain a built-in feedback resistor and external ceramic/quartz oscillator)	
	Low voltage detection circuit	Present (option <sup>3</sup> )	
	Electrical Characteristics	Power supply voltage	Vcc=3.0V to 5.5V (f(BCLK)=20MHz) (Normal-ver.) Vcc=2.7V to 5.5V (f(BCLK)=10MHz)
			Vcc=3.0V to 5.5V (T-ver.)
			Vcc=4.2V to 5.5V (V-ver.)
Power consumption	18mA (Vcc=5V, f(BCLK)=20MHz) 25 μA (Vcc=5V, f(BCLK)=f(X <sub>CIN</sub> )=32KHz on RAM) 3 μA (Vcc=5V, f(BCLK)=f(X <sub>CIN</sub> )=32KHz, in wait mode) 0.8 μA (Vcc=5V, when stop mode)		
Flash memory	Program/erase voltage	2.7V to 5.5V (Normal-ver.) 3.0V to 5.5V (T-ver.) 4.2V to 5.5V (V-ver.)	
	Number of program/erase	100 times ( Block A ,Block B : 10,000 times (option <sup>3</sup> ) )	
Operating ambient temperature		-20 to 85°C / -40 to 85°C (option <sup>3</sup> ) (Normal-ver.)	
		-40 to 85°C (T-ver.) -40 to 125°C (V-ver.)	
Package		80-pin plastic mold QFP	

Notes:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. IEBus is a trademark of NEC Electronics Corporation.
3. If you desire this option, please so specify.

**Table 1.2.2. Performance outline of M16C/29 group (64-pin device)**

Item		Performance
CPU	Number of basic instructions	91 instructions
	Shortest instruction execution time	50 ns (f(BCLK)= 20MHz, VCC= 3.0V to 5.5V) (Normal-ver./T-ver.) 100 ns (f(BCLK)= 10MHz, VCC= 2.7V to 5.5V) (Normal-ver.) 50 ns (f(BCLK)= 20MHz, VCC= 4.2V to 5.5V -40 to 105°C) (V-ver.) 62.5 ns (f(BCLK)= 16MHz, VCC= 4.2V to 5.5V -40 to 125°C) (V-ver.)
	Operation mode	Single chip mode
	Address space	1M bytes
	Memory capacity	ROM/RAM : See the product list
Peripheral function	port	Input/Output : 55 lines
	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase Motor Control Timer TimerS (Input Capture/Output Compare) : 16bit base timer x 1 channel (Input/Output x 8 channels)
	Serial I/O	2 channels (UART0, UART1) UART, clock synchronous 1 channel (UART2) UART, clock synchronous, I <sup>2</sup> C bus <sup>1</sup> , or IEBus <sup>2</sup> 1 channel (SI/O3) Clock synchronous 1 channel (Multi-Master I <sup>2</sup> C bus <sup>1</sup> )
	A/D converter	10 bits x 16 channels
	DMAC	2 channels
	CRC calculation circuit	2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selectable
	CAN module	1 channel 2.0B BOSCH compliant
	Watchdog timer	15 bits x 1 (with prescaler)
	Interrupt	28 internal and 8 external sources, 4 software sources, 7 levels
	Clock generation circuit	4 circuits <ul style="list-style-type: none"> <li>• Main clock</li> <li>• Sub-clock</li> <li>• On-chip oscillator(main-clock oscillation stop detect function)</li> <li>• PLL frequency synthesizer</li> </ul> (These circuits contain a built-in feedback resistor and external ceramic/quartz oscillator)
	Low voltage detection circuit	Present (option <sup>3</sup> )
	Electrical Characteristics	Power supply voltage
VCC=3.0V to 5.5V (T-ver.)		
VCC=4.2V to 5.5V (V-ver.)		
Power consumption	18mA (VCC=5V, f(BCLK)=20MHz) 25 μA (VCC=5V, f(BCLK)=f(X <sub>CIN</sub> )=32KHz on RAM) 3 μA (VCC=5V, f(BCLK)=f(X <sub>CIN</sub> )=32KHz, in wait mode) 0.8 μA (VCC=5V, when stop mode)	
Flash memory	Program/erase voltage	2.7V to 5.5V (Normal-ver.) 3.0V to 5.5V (T-ver.) 4.2V to 5.5V (V-ver.)
	Number of program/erase	100 times ( Block A ,Block B : 10,000 times (option <sup>3</sup> ) )
Operating ambient temperature		-20 to 85°C / -40 to 85°C (option <sup>3</sup> ) (Normal-ver.)
		-40 to 85°C (T-ver.) -40 to 125°C (V-ver.)
Package		64-pin plastic mold QFP

Notes:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. IEBus is a trademark of NEC Electronics Corporation.
3. If you desire this option, please so specify.

### 1.3 Block Diagram

Figure 1.3.1 is a block diagram of the M16C/29 group, 80-pin device.




Figure 1.3.1. M16C/28 Group, 80-pin Block Diagram



Figure 1.3.2 is a block diagram of the M16C/29 group, 64-pin device.




Figure 1.3.2. M16C/28 Group, 64-pin Block Diagram

## 1.4 Product List

Tables 1.4.1 to 1.4.3 list the M16C/29 group products and Figure 1.4.1 shows the type numbers, memory sizes and packages. Tables 1.4.4 to 1.4.6 list the product code of flash memory version for M16C/29 group. Figure 1.4.2 shows the marking diagram of flash memory version for M16C/29 group Normal-ver. Figure 1.4.3 shows the marking diagram of flash memory version for M16C/29 group T-ver. Figure 1.4.4 shows the marking diagram of flash memory version for M16C/29 group V-ver.

**Table 1.4.1. Product List (1) -Normal Version**

**As of September 2004**

Type No.	ROM capacity	RAM capacity	Package type	Remarks
M30290F8HP (P)	64K + 4K byte	4K byte	80P6Q-A	Flash ROM Version
M30290FAHP (D)	96K + 4K byte	8K byte		
M30290FCHP (D)	128K + 4K byte	12K byte		
M30291F8HP (P)	64K + 4K byte	4K byte	64P6Q-A	
M30291FAHP (D)	96K + 4K byte	8K byte		
M30291FCHP (D)	128K + 4K byte	12K byte		
M30290M8-XXXHP (P)	64K byte	4K byte	80P6Q-A	Mask ROM Version
M30290MA-XXXHP (P)	96K byte	8K byte		
M30290MC-XXXHP (P)	128K byte	12K byte		
M30291M8-XXXHP (P)	64K byte	4K byte	64P6Q-A	
M30291MA-XXXHP (P)	96K byte	8K byte		
M30291MC-XXXHP (P)	128K byte	12K byte		

(P) : under planning

(D) : under development

**Table 1.4.2. Product List (2) -T Version**

**As of September 2004**

Type No.	ROM capacity	RAM capacity	Package type	Remarks
M30290F8THP (P)	64K + 4K byte	4K byte	80P6Q-A	Flash ROM Version (T-version)
M30290FATHP (D)	96K + 4K byte	8K byte		
M30290FCTHP (D)	128K + 4K byte	12K byte		
M30291F8THP (P)	64K + 4K byte	4K byte	64P6Q-A	
M30291FATHP (D)	96K + 4K byte	8K byte		
M30291FCTHP (D)	128K + 4K byte	12K byte		
M30290M8T-XXXHP (P)	64K byte	4K byte	80P6Q-A	Mask ROM Version (T-version)
M30290MAT-XXXHP (P)	96K byte	8K byte		
M30290MCT-XXXHP (P)	128K byte	12K byte		
M30291M8T-XXXHP (P)	64K byte	4K byte	64P6Q-A	
M30291MAT-XXXHP (P)	96K byte	8K byte		
M30291MCT-XXXHP (P)	128Kbyte	12K byte		

(P) : under planning

(D) : under development

Table 1.4.3. Product List (3) -V Version

As of September 2004

Type No.		ROM capacity	RAM capacity	Package type	Remarks
M30290F8VHP	(P)	64K + 4K byte	4K byte	80P6Q-A	Flash ROM Version (V-version)
M30290FAVHP	(D)	96K + 4K byte	8K byte		
M30290FCVHP	(D)	128K + 4K byte	12K byte		
M30291F8VHP	(P)	64K + 4K byte	4K byte	64P6Q-A	
M30291FAVHP	(D)	96K + 4K byte	8K byte		
M30291FCVHP	(D)	128K + 4K byte	12K byte		
M30290M8V-XXXHP	(P)	64K byte	4K byte	80P6Q-A	Mask ROM Version (V-version)
M30290MAV-XXXHP	(P)	96K byte	8K byte		
M30290MCV-XXXHP	(P)	128K byte	12K byte		
M30291M8V-XXXHP	(P)	64K byte	4K byte	64P6Q-A	
M30291MAV-XXXHP	(P)	96K byte	8K byte		
M30291MCV-XXXHP	(P)	128K byte	12K byte		

(P) : under planning

(D) : under development




Figure 1.4.1. Type No., Memory Size, and Package

**Table 1.4.4 Product Code of Flash Memory version -M16C/29 group Normal-ver.**


Product Code	Package	Internal ROM(Program Area)		Internal ROM(Data Area)		Operating Ambient Temperature
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	
D3	Lead-included	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C
D5						-20°C to 85°C
D7		1,000		10,000	-40°C to 85°C	-40°C to 85°C
D9					-20°C to 85°C	-20°C to 85°C
U3	Lead-free	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C
U5						-20°C to 85°C
U7		1,000		10,000	-40°C to 85°C	-40°C to 85°C
U9					-20°C to 85°C	-20°C to 85°C

**Table 1.4.5 Product Code of Flash Memory version -M16C/29 group T-ver.**


Product Code	Package	Internal ROM(Program Area)		Internal ROM(Data Area)		Operating Ambient Temperature
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	
B3	Lead-included	100	0°C to 60°C	100	-40°C to 85°C	-40°C to 85°C
B7		1,000		10,000		
U3	Lead-free	100		100		
U7		1,000		10,000		

**Table 1.4.6 Product Code of Flash Memory version -M16C/29 group V-ver.**


Product Code	Package	Internal ROM(Program Area)		Internal ROM(Data Area)		Operating Ambient Temperature
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	
B3	Lead-included	100	0°C to 60°C	100	-40°C to 125°C	-40°C to 125°C
B7		1,000		10,000		
U3	Lead-free	100		100		
U7		1,000		10,000		



**Figure 1.4.2 Marking Diagram of Flash Memory version -M16C/29 group Normal-ver. (Top View)**



**Figure 1.4.3 Marking Diagram of Flash Memory version -M16C/29 group T-ver. (Top View)**



**Figure 1.4.4 Marking Diagram of Flash Memory version -M16C/29 group V-ver. (Top View)**

### 1.5 Pin Configuration

Figures 1.5.1 and 1.5.2 show the pin configurations (top view).




Figure 1.5.1. Pin Configuration (Top View) of M16C/29 Group, 80-pin Package




Figure 1.5.2. Pin Configuration (Top View) of M16C/29 Group, 64-pin Package

## 1.6 Pin Description

Table 1.6.1 and 1.6.2 describes the available pins.

**Table 1.6.1 Pin Description(1)**

Pin Name	Signal name	I/O type	Function
Vcc,Vss	Power supply input		Apply 0V to the Vss pin, and the following voltage to the Vcc pin. 2.7 to 5.5V (Normal-ver.) 3.0 to 5.5V (T-ver.) 4.2 to 5.5V (V-ver.)
CNVss	CNVss	Input	Connect this pin to Vss.
RESET	Reset input	Input	"L" on this input resets the microcomputer.
XIN XOUT	Clock input Clock output	Input Output	These pins are provided for the main clock generating circuit input/output. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open. If XIN is not used (for external oscillator or external clock) connect XIN pin to VCC and leave XOUT pin open.
AVcc	Analog power supply input		This pin is a power supply input for the A/D converter. Connect this pin to Vcc.
AVSS	Analog power supply input		This pin is a power supply input for the A/D converter. Connect this pin to Vss.
VREF	Reference Voltage input	Input	This pin is a reference voltage input for the A/D converter.
P00~P07	I/O port P0	Input/Output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When used for input, a pull-up register option can be selected for the entire group of four pins. Software can also select this port to function as A/D converter input pins. P04 to P07 is not in 64 pin version.
P10~P17	I/O port P1	Input/Output	This is an 8-bit I/O port equivalent to P0. Additional software selectable secondary functions are: 1) P10 to P13 can act as A/D converter input pins; 2) P15 to P17 can be configured as external interrupt pins; 3) P15 to P17 can be configured as position-data-retain function input pins, and; 4) P15 can input a trigger for the A/D converter. P10 to P14 is not in 64 pin version.
P20~P27	I/O port P2	Input/Output	This is an 8-bit I/O port equivalent to P0. Software can also select this port to perform as I/O for the Timer S (all pins), and MultiMaster I <sup>2</sup> C bus (P20 to P21 only).
P30~P37	I/O port P3	Input/Output	This is an 8-bit I/O port equivalent to P0. P30 to P32 also function as SIO3 I/O, as selected by software. P34 to P37 is not in 64 pin version.
P60~P67	I/O port P6	Input/Output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O, as selected by software.




**Table 1.6.2 Pin Description(2)**

Pin Name	Signal name	I/O type	Function
P70~P77	I/O port P7	Input/Output	This is an 8-bit I/O port equivalent to P0. P7 can also function as I/O for timer A0 to A3, as selected by software. Additional programming options are: P70 to P73 can assume UART1 and UART2 I/O capabilities, and P72 to P75 can function as output pins for the three-phase motor control timer.
P80~P87	I/O port P8	Input/Output	This is an 8-bit I/O port equivalent to P0. Additional software selectable secondary functions are: 1) P80 and P81 can act as either I/O for Timer A4, as output pins for the three-phase motor control timer; 2) P82 to P84 can be configured as external interrupt pins. P84 can be used for Timer A Zphase function; 3) P85 can be used as $\overline{\text{NMI/SD}}$ . P85 can not be used as I/O port while the three-phase motor control is enabled. Apply a stable "H" to P85 after setting the direction register for P85 to "0" when the three-phase motor control is enabled, and; 4) P86 to P87 can serve as I/O pins for the subclock generation circuit. In this latter case, a quartz oscillator must be connected between P86 (XCOUT pin) and P87 (XCIN pin).
P90~P93, P95~P97	I/O port P9	Input/Output	This is an 7-bit I/O port equivalent to P0. Additional software selectable secondary functions are: 1) P90 to P92 can act as Timer B0 to B2 input pins; 2) P90 to P92 can act as A/D converter input pins; 3) P90 outputs a no division, divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program; 4) P92 and P93 can function as I/O pins for the CAN module; 5) P93, P95 to P97 can act as A/D converter input pins, and; 6) P96 to P97 can assume SI/O4 I/O. P95 to P97 is not in 64 pin version.
P100~P107	I/O port P10	Input/Output	This is an 8-bit I/O port equivalent to P0. This port can also function as A/D converter input pins, as selected by software. Furthermore, P104 to P107 can also function as input pins for the key input interrupt function.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.



**Figure 2.1. Central Processing Unit Register**

### 2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

### 2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

### 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

#### 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

#### 2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

#### 2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

#### 2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

#### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

#### 2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

#### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1".

The I flag is cleared to "0" when the interrupt request is accepted.

#### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

#### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

### 3. Memory

Figure 3.1 is a memory map of the M16C/29 group. The linear address space of 1M bytes extends from address 00000<sub>16</sub> to FFFFF<sub>16</sub>. From FFFFF<sub>16</sub> down is ROM. For example, in the M30290F8HP, there are 64 Kbytes of internal ROM from F0000<sub>16</sub> to FFFFF<sub>16</sub>.

The vector table for fixed interrupts, such as Reset and NMI, is mapped from FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. The starting address of the interrupt routine is stored here.

The address of the vector table for timer interrupts, etc., can be set as desired using the interrupt table register (INTB). See the section on interrupts for details.

From 00400<sub>16</sub> up is RAM. For example, in the M30290FAHP, 8K bytes of internal RAM is mapped to the space from 00400<sub>16</sub> to 023FF<sub>16</sub>. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

These devices also contain two blocks of Flash ROM as Data Flash memory to store data. These two blocks of 2K bytes are located from 0F000<sub>16</sub> to 0FFFF<sub>16</sub> on all versions.

The SFR area is mapped from 00000<sub>16</sub> to 003FF<sub>16</sub>. This area accommodates the control registers for peripheral devices such as I/O ports, A/D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is allocated to the address from FFE00<sub>16</sub> to FFFDB<sub>16</sub>. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual".




Figure 3.1. Memory Map

## 4. Special Function Register (SFR) Map

Address	Register	Symbol	After reset
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor mode register 0	PM0	0016
0005 <sub>16</sub>	Processor mode register 1	PM1	00001000 <sub>2</sub>
0006 <sub>16</sub>	System clock control register 0	CM0	01001000 <sub>2</sub>
0007 <sub>16</sub>	System clock control register 1	CM1	00100000 <sub>2</sub>
0008 <sub>16</sub>			
0009 <sub>16</sub>	Address match interrupt enable register	AIER	XXXXXX00 <sub>2</sub>
000A <sub>16</sub>	Protect register	PRCR	XX000000 <sub>2</sub>
000B <sub>16</sub>			
000C <sub>16</sub>	Oscillation stop detection register (Note 2)	CM2	0X000010 <sub>2</sub>
000D <sub>16</sub>			
000E <sub>16</sub>	Watchdog timer start register	WDTS	?? <sub>16</sub>
000F <sub>16</sub>	Watchdog timer control register	WDC	00?????? <sub>2</sub> (Note3)
0010 <sub>16</sub>	Address match interrupt register 0	RMAD0	00 <sub>16</sub>
0011 <sub>16</sub>			00 <sub>16</sub>
0012 <sub>16</sub>			X0 <sub>16</sub>
0013 <sub>16</sub>			
0014 <sub>16</sub>	Address match interrupt register 1	RMAD1	00 <sub>16</sub>
0015 <sub>16</sub>			00 <sub>16</sub>
0016 <sub>16</sub>			X0 <sub>16</sub>
0017 <sub>16</sub>			
0018 <sub>16</sub>			
0019 <sub>16</sub>	Voltage detection register 1 (Note 4,5)	VCR1	00001000 <sub>2</sub>
001A <sub>16</sub>	Voltage detection register 2 (Note 4,5)	VCR2	00 <sub>16</sub>
001B <sub>16</sub>			
001C <sub>16</sub>	PLL control register 0	PLC0	0001X010 <sub>2</sub>
001D <sub>16</sub>			
001E <sub>16</sub>	Processor mode register 2	PM2	XXX00000 <sub>2</sub>
001F <sub>16</sub>	Voltage down detection interrupt register (Note 5)	D4INT	00 <sub>16</sub>
0020 <sub>16</sub>	DMA0 source pointer	SAR0	?? <sub>16</sub>
0021 <sub>16</sub>			?? <sub>16</sub>
0022 <sub>16</sub>			X? <sub>16</sub>
0023 <sub>16</sub>			
0024 <sub>16</sub>	DMA0 destination pointer	DAR0	?? <sub>16</sub>
0025 <sub>16</sub>			?? <sub>16</sub>
0026 <sub>16</sub>			X/ <sub>16</sub>
0027 <sub>16</sub>			
0028 <sub>16</sub>	DMA0 transfer counter	TCR0	?? <sub>16</sub>
0029 <sub>16</sub>			?? <sub>16</sub>
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>	DMA0 control register	DM0CON	00000?00 <sub>2</sub>
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			
0030 <sub>16</sub>	DMA1 source pointer	SAR1	?? <sub>16</sub>
0031 <sub>16</sub>			?? <sub>16</sub>
0032 <sub>16</sub>			X? <sub>16</sub>
0033 <sub>16</sub>			
0034 <sub>16</sub>	DMA1 destination pointer	DAR1	?? <sub>16</sub>
0035 <sub>16</sub>			?? <sub>16</sub>
0036 <sub>16</sub>			X? <sub>16</sub>
0037 <sub>16</sub>			
0038 <sub>16</sub>	DMA1 transfer counter	TCR1	?? <sub>16</sub>
0039 <sub>16</sub>			?? <sub>16</sub>
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>	DMA1 control register	DM1CON	00000?00 <sub>2</sub>
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			

Note 1: The blank areas are reserved and cannot be used by users.

Note 2: The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.

Note 3: The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.

It is set to "0" when the input voltage at the VCC pin drops to Vdet2 or less while the VC25 bit in the VCR2 register is set to "1" (RAM retention limit detection circuit enable).

Note 4: This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

Note 5: This register can not use for T-ver. and V-ver.

X : Nothing is mapped to this bit

? : Undefined

Figure 4.1. SFR Map (1 of 11)

Address	Register	Symbol	After reset
0040 <sub>16</sub>			
0041 <sub>16</sub>	CAN0 wakeup interrupt control register	C01WKIC	XXXX?000 <sub>2</sub>
0042 <sub>16</sub>	CAN0 successful reception interrupt control register	C0RECIC	XXXX?000 <sub>2</sub>
0043 <sub>16</sub>	CAN0 successful transmission interrupt control register	C0TRMIC	XXXX?000 <sub>2</sub>
0044 <sub>16</sub>	INT3 interrupt control register	INT3IC	XX00?000 <sub>2</sub>
0045 <sub>16</sub>	ICOC 0 interrupt control register	ICOC0IC	XXXX?000 <sub>2</sub>
0046 <sub>16</sub>	ICOC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register 1	ICOC1IC, IICIC	XXXX?000 <sub>2</sub>
0047 <sub>16</sub>	ICOC base timer interrupt control register, SCL/SDA interrupt control register 2	BTIC, SCLDAIC	XXXX?000 <sub>2</sub>
0048 <sub>16</sub>	SI/O4 interrupt control register, INT5 interrupt control register	S4IC, INT5IC	XX00?000 <sub>2</sub>
0049 <sub>16</sub>	SI/O3 interrupt control register, INT4 interrupt control register	S3IC, INT4IC	XX00?000 <sub>2</sub>
004A <sub>16</sub>	UART2 Bus collision detection interrupt control register	BCNIC	XXXX?000 <sub>2</sub>
004B <sub>16</sub>	DMA0 interrupt control register	DM0IC	XXXX?000 <sub>2</sub>
004C <sub>16</sub>	DMA1 interrupt control register	DM1IC	XXXX?000 <sub>2</sub>
004D <sub>16</sub>	CAN0 error interrupt control register	C01ERRIC	XXXX?000 <sub>2</sub>
004E <sub>16</sub>	A/D conversion interrupt control register, Key input interrupt control register (Note 2)	ADIC, KUPIC	XXXX?000 <sub>2</sub>
004F <sub>16</sub>	UART2 transmit interrupt control register	S2TIC	XXXX?000 <sub>2</sub>
0050 <sub>16</sub>	UART2 receive interrupt control register	S2RIC	XXXX?000 <sub>2</sub>
0051 <sub>16</sub>	UART0 transmit interrupt control register	S0TIC	XXXX?000 <sub>2</sub>
0052 <sub>16</sub>	UART0 receive interrupt control register	S0RIC	XXXX?000 <sub>2</sub>
0053 <sub>16</sub>	UART1 transmit interrupt control register	S1TIC	XXXX?000 <sub>2</sub>
0054 <sub>16</sub>	UART1 receive interrupt control register	S1RIC	XXXX?000 <sub>2</sub>
0055 <sub>16</sub>	TimerA0 interrupt control register	TA0IC	XXXX?000 <sub>2</sub>
0056 <sub>16</sub>	TimerA1 interrupt control register	TA1IC	XXXX?000 <sub>2</sub>
0057 <sub>16</sub>	TimerA2 interrupt control register	TA2IC	XXXX?000 <sub>2</sub>
0058 <sub>16</sub>	TimerA3 interrupt control register	TA3IC	XXXX?000 <sub>2</sub>
0059 <sub>16</sub>	TimerA4 interrupt control register	TA4IC	XXXX?000 <sub>2</sub>
005A <sub>16</sub>	TimerB0 interrupt control register	TB0IC	XXXX?000 <sub>2</sub>
005B <sub>16</sub>	TimerB1 interrupt control register	TB1IC	XXXX?000 <sub>2</sub>
005C <sub>16</sub>	TimerB2 interrupt control register	TB2IC	XXXX?000 <sub>2</sub>
005D <sub>16</sub>	INT0 interrupt control register	INT0IC	XX00?000 <sub>2</sub>
005E <sub>16</sub>	INT1 interrupt control register	INT1IC	XX00?000 <sub>2</sub>
005F <sub>16</sub>	INT2 interrupt control register	INT2IC	XX00?000 <sub>2</sub>
0060 <sub>16</sub>	CAN0 message box 0 : Identifier/DLC		XX?????2
0061 <sub>16</sub>			XX?????2
0062 <sub>16</sub>			?? <sub>16</sub>
0063 <sub>16</sub>			X? <sub>16</sub>
0064 <sub>16</sub>			X? <sub>16</sub>
0065 <sub>16</sub>		XX?????2	
0066 <sub>16</sub>	CAN0 message box 0 : Data field		?? <sub>16</sub>
0067 <sub>16</sub>			?? <sub>16</sub>
0068 <sub>16</sub>			?? <sub>16</sub>
0069 <sub>16</sub>			?? <sub>16</sub>
006A <sub>16</sub>			?? <sub>16</sub>
006B <sub>16</sub>			?? <sub>16</sub>
006C <sub>16</sub>		?? <sub>16</sub>	
006D <sub>16</sub>		?? <sub>16</sub>	
006E <sub>16</sub>	CAN0 message box 0 : Time stamp		?? <sub>16</sub>
006F <sub>16</sub>			?? <sub>16</sub>
0070 <sub>16</sub>	CAN0 message box 1 : Identifier/DLC		XX?????2
0071 <sub>16</sub>			XX?????2
0072 <sub>16</sub>			?? <sub>16</sub>
0073 <sub>16</sub>			X? <sub>16</sub>
0074 <sub>16</sub>			X? <sub>16</sub>
0075 <sub>16</sub>		XX?????2	
0076 <sub>16</sub>	CAN0 message box 1 : Data field		?? <sub>16</sub>
0077 <sub>16</sub>			?? <sub>16</sub>
0078 <sub>16</sub>			?? <sub>16</sub>
0079 <sub>16</sub>			?? <sub>16</sub>
007A <sub>16</sub>			?? <sub>16</sub>
007B <sub>16</sub>			?? <sub>16</sub>
007C <sub>16</sub>		?? <sub>16</sub>	
007D <sub>16</sub>		?? <sub>16</sub>	
007E <sub>16</sub>	CAN0 message box 1 : Time stamp		?? <sub>16</sub>
007F <sub>16</sub>			?? <sub>16</sub>

Note 1: The blank areas are reserved and cannot be used by users.  
 Note 2: A/D conversion interrupt control register is effective when the bit1 (Interrupt source select register ( address 35Eh IFSR2A) is set to "0". Key input interrupt control register is effective when the bit1 is set to "1".  
 X : Nothing is mapped to this bit  
 ? : Undefined

Figure 4.2. SFR Map (2 of 11)

Address	Register	Symbol	After reset
0080 <sub>16</sub> 0081 <sub>16</sub> 0082 <sub>16</sub> 0083 <sub>16</sub> 0084 <sub>16</sub> 0085 <sub>16</sub>	CAN0 message box 2 : Identifier/DLC		XX?????2 XX?????2 ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
0086 <sub>16</sub> 0087 <sub>16</sub> 0088 <sub>16</sub> 0089 <sub>16</sub> 008A <sub>16</sub> 008B <sub>16</sub> 008C <sub>16</sub> 008D <sub>16</sub>	CAN0 message box 2 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
008E <sub>16</sub> 008F <sub>16</sub>	CAN0 message box 2 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
0090 <sub>16</sub> 0091 <sub>16</sub> 0092 <sub>16</sub> 0093 <sub>16</sub> 0094 <sub>16</sub> 0095 <sub>16</sub>	CAN0 message box 3 : Identifier/DLC		XX?????2 XX?????2 ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
0096 <sub>16</sub> 0097 <sub>16</sub> 0098 <sub>16</sub> 0099 <sub>16</sub> 009A <sub>16</sub> 009B <sub>16</sub> 009C <sub>16</sub> 009D <sub>16</sub>	CAN0 message box 3 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
009E <sub>16</sub> 009F <sub>16</sub>	CAN0 message box 3 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
00A0 <sub>16</sub> 00A1 <sub>16</sub> 00A2 <sub>16</sub> 00A3 <sub>16</sub> 00A4 <sub>16</sub> 00A5 <sub>16</sub>	CAN0 message box 4 : Identifier/DLC		XX?????2 XX?????2 ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
00A6 <sub>16</sub> 00A7 <sub>16</sub> 00A8 <sub>16</sub> 00A9 <sub>16</sub> 00AA <sub>16</sub> 00AB <sub>16</sub> 00AC <sub>16</sub> 00AD <sub>16</sub>	CAN0 message box 4 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
00AE <sub>16</sub> 00AF <sub>16</sub>	CAN0 message box 4 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
00B0 <sub>16</sub> 00B1 <sub>16</sub> 00B2 <sub>16</sub> 00B3 <sub>16</sub> 00B4 <sub>16</sub> 00B5 <sub>16</sub>	CAN0 message box 5 : Identifier/DLC		XX?????2 XX?????2 ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
00B6 <sub>16</sub> 00B7 <sub>16</sub> 00B8 <sub>16</sub> 00B9 <sub>16</sub> 00BA <sub>16</sub> 00BB <sub>16</sub> 00BC <sub>16</sub> 00BD <sub>16</sub>	CAN0 message box 5 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
00BE <sub>16</sub> 00BF <sub>16</sub>	CAN0 message box 5 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
 ? : Undefined

Figure 4.3. SFR Map (3 of 11)

Address	Register	Symbol	After reset
00C0 <sub>16</sub> 00C1 <sub>16</sub> 00C2 <sub>16</sub> 00C3 <sub>16</sub> 00C4 <sub>16</sub> 00C5 <sub>16</sub>	CAN0 message box 6 : Identifier/DLC		XX?????2 XX?????2 ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
00C6 <sub>16</sub> 00C7 <sub>16</sub> 00C8 <sub>16</sub> 00C9 <sub>16</sub> 00CA <sub>16</sub> 00CB <sub>16</sub> 00CC <sub>16</sub> 00CD <sub>16</sub>	CAN0 message box 6 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
00CE <sub>16</sub> 00CF <sub>16</sub>	CAN0 message box 6 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
00D0 <sub>16</sub> 00D1 <sub>16</sub> 00D2 <sub>16</sub> 00D3 <sub>16</sub> 00D4 <sub>16</sub> 00D5 <sub>16</sub>	CAN0 message box 7 : Identifier/DLC		XX?????2 XX?????2 ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
00D6 <sub>16</sub> 00D7 <sub>16</sub> 00D8 <sub>16</sub> 00D9 <sub>16</sub> 00DA <sub>16</sub> 00DB <sub>16</sub> 00DC <sub>16</sub> 00DD <sub>16</sub>	CAN0 message box 7 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
00DE <sub>16</sub> 00DF <sub>16</sub>	CAN0 message box 7 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
00E0 <sub>16</sub> 00E1 <sub>16</sub>	CAN0 message box 8 : Identifier/DLC		XX?????2 XX?????2
00E2 <sub>16</sub> 00E3 <sub>16</sub> 00E4 <sub>16</sub> 00E5 <sub>16</sub>			?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
00E6 <sub>16</sub> 00E7 <sub>16</sub> 00E8 <sub>16</sub> 00E9 <sub>16</sub> 00EA <sub>16</sub> 00EB <sub>16</sub> 00EC <sub>16</sub> 00ED <sub>16</sub>	CAN0 message box 8 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
00EE <sub>16</sub> 00EF <sub>16</sub>	CAN0 message box 8 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
00F0 <sub>16</sub> 00F1 <sub>16</sub> 00F2 <sub>16</sub> 00F3 <sub>16</sub> 00F4 <sub>16</sub> 00F5 <sub>16</sub>	CAN0 message box 9 : Identifier/DLC		XX?????2 XX?????2 ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????2
00F6 <sub>16</sub> 00F7 <sub>16</sub> 00F8 <sub>16</sub> 00F9 <sub>16</sub> 00FA <sub>16</sub> 00FB <sub>16</sub> 00FC <sub>16</sub> 00FD <sub>16</sub>	CAN0 message box 9 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
00FE <sub>16</sub> 00FF <sub>16</sub>	CAN0 message box 9 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
 ? : Undefined

Figure 4.4. SFR Map (4 of 11)



Address	Register	Symbol	After reset
0100 <sub>16</sub> 0101 <sub>16</sub> 0102 <sub>16</sub> 0103 <sub>16</sub> 0104 <sub>16</sub> 0105 <sub>16</sub>	CAN0 message box 10: Identifier/DLC		XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????? <sub>2</sub>
0106 <sub>16</sub> 0107 <sub>16</sub> 0108 <sub>16</sub> 0109 <sub>16</sub> 010A <sub>16</sub> 010B <sub>16</sub> 010C <sub>16</sub> 010D <sub>16</sub>	CAN0 message box 10 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
010E <sub>16</sub> 010F <sub>16</sub>	CAN0 message box 10 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
0110 <sub>16</sub> 0111 <sub>16</sub> 0112 <sub>16</sub> 0113 <sub>16</sub> 0114 <sub>16</sub> 0115 <sub>16</sub>	CAN0 message box 11 : Identifier/DLC		XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????? <sub>2</sub>
0116 <sub>16</sub> 0117 <sub>16</sub> 0118 <sub>16</sub> 0119 <sub>16</sub> 011A <sub>16</sub> 011B <sub>16</sub> 011C <sub>16</sub> 011D <sub>16</sub>	CAN0 message box 11 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
011E <sub>16</sub> 011F <sub>16</sub>	CAN0 message box 11 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
0120 <sub>16</sub> 0121 <sub>16</sub> 0122 <sub>16</sub> 0123 <sub>16</sub> 0124 <sub>16</sub> 0125 <sub>16</sub>	CAN0 message box 12: Identifier/DLC		XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????? <sub>2</sub>
0126 <sub>16</sub> 0127 <sub>16</sub> 0128 <sub>16</sub> 0129 <sub>16</sub> 012A <sub>16</sub> 012B <sub>16</sub> 012C <sub>16</sub> 012D <sub>16</sub>	CAN0 message box 12: Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
012E <sub>16</sub> 012F <sub>16</sub>	CAN0 message box 12 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
0130 <sub>16</sub> 0131 <sub>16</sub> 0132 <sub>16</sub> 0133 <sub>16</sub> 0134 <sub>16</sub> 0135 <sub>16</sub>	CAN0 message box 13 : Identifier/DLC		XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????? <sub>2</sub>
0136 <sub>16</sub> 0137 <sub>16</sub> 0138 <sub>16</sub> 0139 <sub>16</sub> 013A <sub>16</sub> 013B <sub>16</sub> 013C <sub>16</sub> 013D <sub>16</sub>	CAN0 message box 13 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
013E <sub>16</sub> 013F <sub>16</sub>	CAN0 message box 13 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
 ? : Undefined

Figure 4.5. SFR Map (5 of 11)

Address	Register	Symbol	After reset
0140 <sub>16</sub> 0141 <sub>16</sub> 0142 <sub>16</sub> 0143 <sub>16</sub> 0144 <sub>16</sub> 0145 <sub>16</sub>	CAN0 message box 14: Identifier/DLC		XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????? <sub>2</sub>
0146 <sub>16</sub> 0147 <sub>16</sub> 0148 <sub>16</sub> 0149 <sub>16</sub> 014A <sub>16</sub> 014B <sub>16</sub> 014C <sub>16</sub> 014D <sub>16</sub>	CAN0 message box 14 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
014E <sub>16</sub> 014F <sub>16</sub>	CAN0 message box 14 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
0150 <sub>16</sub> 0151 <sub>16</sub> 0152 <sub>16</sub> 0153 <sub>16</sub> 0154 <sub>16</sub> 0155 <sub>16</sub>	CAN0 message box 15 : Identifier/DLC		XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> X? <sub>16</sub> XX?????? <sub>2</sub>
0156 <sub>16</sub> 0157 <sub>16</sub> 0158 <sub>16</sub> 0159 <sub>16</sub> 015A <sub>16</sub> 015B <sub>16</sub> 015C <sub>16</sub> 015D <sub>16</sub>	CAN0 message box 15 : Data field		?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub> ?? <sub>16</sub>
015E <sub>16</sub> 015F <sub>16</sub>	CAN0 message box 15 : Time stamp		?? <sub>16</sub> ?? <sub>16</sub>
0160 <sub>16</sub> 0161 <sub>16</sub> 0162 <sub>16</sub> 0163 <sub>16</sub> 0164 <sub>16</sub> 0165 <sub>16</sub>	CAN0 global mask register	COGMR	XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> XX <sub>16</sub> XX?????? <sub>2</sub>
0166 <sub>16</sub> 0167 <sub>16</sub> 0168 <sub>16</sub> 0169 <sub>16</sub> 016A <sub>16</sub> 016B <sub>16</sub>	CAN0 local mask A register	COLMAR	XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> XX <sub>16</sub> XX?????? <sub>2</sub>
016C <sub>16</sub> 016D <sub>16</sub> 016E <sub>16</sub> 016F <sub>16</sub> 0170 <sub>16</sub> 0171 <sub>16</sub>	CAN0 local mask B register	COLMBR	XX?????? <sub>2</sub> XX?????? <sub>2</sub> ?? <sub>16</sub> X? <sub>16</sub> XX <sub>16</sub> XX?????? <sub>2</sub>
~			~
01B3 <sub>16</sub>	Flash memory control register 4 (Note 2)	FMR4	0100000X <sub>2</sub>
01B4 <sub>16</sub>			
01B5 <sub>16</sub>	Flash memory control register 1 (Note 2)	FMR1	000???'0?2
01B6 <sub>16</sub>			
01B7 <sub>16</sub>	Flash memory control register 0 (Note 2)	FMR0	01 <sub>16</sub>
~			~
01FD <sub>16</sub>			
01FE <sub>16</sub>			
01FF <sub>16</sub>			

Note 1: The blank areas are reserved and cannot be used by users.  
 Note 2: This register is included in the flash memory version.

X :Nothing is mapped to this bit  
 ? : Undefined

Figure 4.6. SFR Map (6 of 11)

Address	Register	Symbol	After reset
0200 <sub>16</sub>	CAN0 message control register 0	COMCTL0	00 <sub>16</sub>
0201 <sub>16</sub>	CAN0 message control register 1	COMCTL1	00 <sub>16</sub>
0202 <sub>16</sub>	CAN0 message control register 2	COMCTL2	00 <sub>16</sub>
0203 <sub>16</sub>	CAN0 message control register 3	COMCTL3	00 <sub>16</sub>
0204 <sub>16</sub>	CAN0 message control register 4	COMCTL4	00 <sub>16</sub>
0205 <sub>16</sub>	CAN0 message control register 5	COMCTL5	00 <sub>16</sub>
0206 <sub>16</sub>	CAN0 message control register 6	COMCTL6	00 <sub>16</sub>
0207 <sub>16</sub>	CAN0 message control register 7	COMCTL7	00 <sub>16</sub>
0208 <sub>16</sub>	CAN0 message control register 8	COMCTL8	00 <sub>16</sub>
0209 <sub>16</sub>	CAN0 message control register 9	COMCTL9	00 <sub>16</sub>
020A <sub>16</sub>	CAN0 message control register 10	COMCTL10	00 <sub>16</sub>
020B <sub>16</sub>	CAN0 message control register 11	COMCTL11	00 <sub>16</sub>
020C <sub>16</sub>	CAN0 message control register 12	COMCTL12	00 <sub>16</sub>
020D <sub>16</sub>	CAN0 message control register 13	COMCTL13	00 <sub>16</sub>
020E <sub>16</sub>	CAN0 message control register 14	COMCTL14	00 <sub>16</sub>
020F <sub>16</sub>	CAN0 message control register 15	COMCTL15	00 <sub>16</sub>
0210 <sub>16</sub>	CAN0 control register	COCTLR	X0000001 <sub>2</sub> XX0X0000 <sub>2</sub>
0211 <sub>16</sub>			
0212 <sub>16</sub>	CAN0 status register	C0STR	00 <sub>16</sub>
0213 <sub>16</sub>			X0000001 <sub>2</sub>
0214 <sub>16</sub>	CAN0 slot status register	C0SSTR	00 <sub>16</sub>
0215 <sub>16</sub>			00 <sub>16</sub>
0216 <sub>16</sub>	CAN0 interrupt control register	C0ICR	00 <sub>16</sub>
0217 <sub>16</sub>			00 <sub>16</sub>
0218 <sub>16</sub>	CAN0 extended ID register	C0IDR	00 <sub>16</sub>
0219 <sub>16</sub>			00 <sub>16</sub>
021A <sub>16</sub>	CAN0 configuration register	C0CONR	?? <sub>16</sub>
021B <sub>16</sub>			?? <sub>16</sub>
021C <sub>16</sub>	CAN0 receive error count register	C0RECR	00 <sub>16</sub>
021D <sub>16</sub>	CAN0 transmit error count register	C0TECR	00 <sub>16</sub>
021E <sub>16</sub>	CAN0 time stamp register	C0TSR	00 <sub>16</sub>
021F <sub>16</sub>			00 <sub>16</sub>
~			~
0242 <sub>16</sub>	CAN0 acceptance filter support register	C0AFS	?? <sub>16</sub>
0243 <sub>16</sub>			?? <sub>16</sub>
~			~
025A <sub>16</sub>	Three-phase protect control register	TPRC	00 <sub>16</sub>
025B <sub>16</sub>			
025C <sub>16</sub>	On-chip oscillator control register	ROCR	00000101 <sub>2</sub>
025D <sub>16</sub>	Pin assignment control register	PACR	00 <sub>16</sub>
025E <sub>16</sub>	Peripheral clock select register	PCLKR	00000011 <sub>2</sub>
025F <sub>16</sub>	CAN0 clock select register	CCLKR	00 <sub>16</sub>
~			~
02E0 <sub>16</sub>	I <sup>2</sup> C0 data-shift register	S00	?? <sub>16</sub>
02E1 <sub>16</sub>			
02E2 <sub>16</sub>	I <sup>2</sup> C0 address register	S0D0	00 <sub>16</sub>
02E3 <sub>16</sub>	I <sup>2</sup> C0 control register 0	S1D0	00 <sub>16</sub>
02E4 <sub>16</sub>	I <sup>2</sup> C0 clock control register	S20	00 <sub>16</sub>
02E5 <sub>16</sub>	I <sup>2</sup> C0 start/stop condition control register	S2D0	00011010 <sub>2</sub>
02E6 <sub>16</sub>	I <sup>2</sup> C0 control register 1	S3D0	00110000 <sub>2</sub>
02E7 <sub>16</sub>	I <sup>2</sup> C0 control register 2	S4D0	00 <sub>16</sub>
02E8 <sub>16</sub>	I <sup>2</sup> C0 status register	S10	0001000X <sub>2</sub>
~			~
02FD <sub>16</sub>			
02FE <sub>16</sub>			
02FF <sub>16</sub>			

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
 ? : Undefined

Figure 4.7. SFR Map (7 of 11)

Address	Register	Symbol	After reset
0300 <sub>16</sub> 0301 <sub>16</sub>	Time measurement, Pulse generation register 0	G1TM0,G1PO0	?? <sub>16</sub> ?? <sub>16</sub>
0302 <sub>16</sub> 0303 <sub>16</sub>	Time measurement, Pulse generation register 1	G1TM1,G1PO1	?? <sub>16</sub> ?? <sub>16</sub>
0304 <sub>16</sub> 0305 <sub>16</sub>	Time measurement, Pulse generation register 2	G1TM2,G1PO2	?? <sub>16</sub> ?? <sub>16</sub>
0306 <sub>16</sub> 0307 <sub>16</sub>	Time measurement, Pulse generation register 3	G1TM3,G1PO3	?? <sub>16</sub> ?? <sub>16</sub>
0308 <sub>16</sub> 0309 <sub>16</sub>	Time measurement, Pulse generation register 4	G1TM4,G1PO4	?? <sub>16</sub> ?? <sub>16</sub>
030A <sub>16</sub> 030B <sub>16</sub>	Time measurement, Pulse generation register 5	G1TM5,G1PO5	?? <sub>16</sub> ?? <sub>16</sub>
030C <sub>16</sub> 030D <sub>16</sub>	Time measurement, Pulse generation register 6	G1TM6,G1PO6	?? <sub>16</sub> ?? <sub>16</sub>
030E <sub>16</sub> 030F <sub>16</sub>	Time measurement, Pulse generation register 7	G1TM7,G1PO7	?? <sub>16</sub> ?? <sub>16</sub>
0310 <sub>16</sub>	Pulse generation control register 0	G1POCR0	0X00XX00 <sub>2</sub>
0311 <sub>16</sub>	Pulse generation control register 1	G1POCR1	0X00XX00 <sub>2</sub>
0312 <sub>16</sub>	Pulse generation control register 2	G1POCR2	0X00XX00 <sub>2</sub>
0313 <sub>16</sub>	Pulse generation control register 3	G1POCR3	0X00XX00 <sub>2</sub>
0314 <sub>16</sub>	Pulse generation control register 4	G1POCR4	0X00XX00 <sub>2</sub>
0315 <sub>16</sub>	Pulse generation control register 5	G1POCR5	0X00XX00 <sub>2</sub>
0316 <sub>16</sub>	Pulse generation control register 6	G1POCR6	0X00XX00 <sub>2</sub>
0317 <sub>16</sub>	Pulse generation control register 7	G1POCR7	0X00XX00 <sub>2</sub>
0318 <sub>16</sub>	Time measurement control register 0	G1TMCR0	00 <sub>16</sub>
0319 <sub>16</sub>	Time measurement control register 1	G1TMCR1	00 <sub>16</sub>
031A <sub>16</sub>	Time measurement control register 2	G1TMCR2	00 <sub>16</sub>
031B <sub>16</sub>	Time measurement control register 3	G1TMCR3	00 <sub>16</sub>
031C <sub>16</sub>	Time measurement control register 4	G1TMCR4	00 <sub>16</sub>
031D <sub>16</sub>	Time measurement control register 5	G1TMCR5	00 <sub>16</sub>
031E <sub>16</sub>	Time measurement control register 6	G1TMCR6	00 <sub>16</sub>
031F <sub>16</sub>	Time measurement control register 7	G1TMCR7	00 <sub>16</sub>
0320 <sub>16</sub> 0321 <sub>16</sub>	Base timer register	G1BT	?? <sub>16</sub> ?? <sub>16</sub>
0322 <sub>16</sub>	Base timer control register 0	G1BCR0	00 <sub>16</sub>
0323 <sub>16</sub>	Base timer control register 1	G1BCR1	00 <sub>16</sub>
0324 <sub>16</sub>	Time measurement prescale register 6	G1TPR6	00 <sub>16</sub>
0325 <sub>16</sub>	Time measurement prescale register 7	G1TPR7	00 <sub>16</sub>
0326 <sub>16</sub>	Function enable register	G1FE	00 <sub>16</sub>
0327 <sub>16</sub>	Function select register	G1FS	00 <sub>16</sub>
0328 <sub>16</sub> 0329 <sub>16</sub>	Base timer reset register	G1BTRR	?? <sub>16</sub> ?? <sub>16</sub>
032A <sub>16</sub> 032B <sub>16</sub> 032C <sub>16</sub> 032D <sub>16</sub> 032E <sub>16</sub> 032F <sub>16</sub>	Count source division register	G1DV	00 <sub>16</sub>
0330 <sub>16</sub>	Interrupt request register	G1IR	?? <sub>16</sub>
0331 <sub>16</sub>	Interrupt enable register 0	G1IE0	00 <sub>16</sub>
0332 <sub>16</sub>	Interrupt enable register 1	G1IE1	00 <sub>16</sub>
0333 <sub>16</sub> 0334 <sub>16</sub> 0335 <sub>16</sub> 0336 <sub>16</sub> 0337 <sub>16</sub> 0338 <sub>16</sub> 0339 <sub>16</sub> 033A <sub>16</sub> 033B <sub>16</sub> 033C <sub>16</sub> 033D <sub>16</sub>			
033E <sub>16</sub>	NMI digital debounce register	NDDR	FF <sub>16</sub>
033F <sub>16</sub>	Port P17 digital debounce register	P17DDR	FF <sub>16</sub>

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
? : Undefined

Figure 4.8. SFR Map (8 of 11)

Address	Register	Symbol	After reset
0340 <sub>16</sub>			
0341 <sub>16</sub>			
0342 <sub>16</sub>	Timer A1-1 register	TA11	?? <sub>16</sub>
0343 <sub>16</sub>			?? <sub>16</sub>
0344 <sub>16</sub>	Timer A2-1 register	TA21	?? <sub>16</sub>
0345 <sub>16</sub>			?? <sub>16</sub>
0346 <sub>16</sub>	Timer A4-1 register	TA41	?? <sub>16</sub>
0347 <sub>16</sub>			?? <sub>16</sub>
0348 <sub>16</sub>	Three phase PWM control register 0	INVC0	00 <sub>16</sub>
0349 <sub>16</sub>	Three phase PWM control register 1	INVC1	00 <sub>16</sub>
034A <sub>16</sub>	Three phase output buffer register 0	IDB0	00 <sub>16</sub>
034B <sub>16</sub>	Three phase output buffer register 1	IDB1	00 <sub>16</sub>
034C <sub>16</sub>	Dead time timer	DTT	?? <sub>16</sub>
034D <sub>16</sub>	Timer B2 Interrupt occurrence frequency set counter	ICTB2	?? <sub>16</sub>
034E <sub>16</sub>	Position - data - retain function control register	PDRF	XXXX0000 <sub>2</sub>
034F <sub>16</sub>			
0350 <sub>16</sub>			
0351 <sub>16</sub>			
0352 <sub>16</sub>			
0353 <sub>16</sub>			
0354 <sub>16</sub>			
0355 <sub>16</sub>			
0356 <sub>16</sub>			
0357 <sub>16</sub>			
0358 <sub>16</sub>	Port function control register	PF CR	00111111 <sub>2</sub>
0359 <sub>16</sub>			
035A <sub>16</sub>			
035B <sub>16</sub>			
035C <sub>16</sub>			
035D <sub>16</sub>			
035E <sub>16</sub>	Interrupt cause select register 2	IFSR2A	00XX0000 <sub>2</sub>
035F <sub>16</sub>	Interrupt cause select register	IFSR	00 <sub>16</sub>
0360 <sub>16</sub>	SI/O3 transmit/receive register	S3TRR	?? <sub>16</sub>
0361 <sub>16</sub>			
0362 <sub>16</sub>	SI/O3 control register	S3C	01000000 <sub>2</sub>
0363 <sub>16</sub>	SI/O3 bit rate register	S3BRG	?? <sub>16</sub>
0364 <sub>16</sub>	SI/O4 transmit/receive register	S4TRR	?? <sub>16</sub>
0365 <sub>16</sub>			
0366 <sub>16</sub>	SI/O4 control register	S4C	01000000 <sub>2</sub>
0367 <sub>16</sub>	SI/O4 bit rate register	S4BRG	?? <sub>16</sub>
0368 <sub>16</sub>			
0369 <sub>16</sub>			
036A <sub>16</sub>			
036B <sub>16</sub>			
036C <sub>16</sub>			
036D <sub>16</sub>			
036E <sub>16</sub>			
036F <sub>16</sub>			
0370 <sub>16</sub>			
0371 <sub>16</sub>			
0372 <sub>16</sub>			
0373 <sub>16</sub>			
0374 <sub>16</sub>	UART2 special mode register 4	U2SMR4	00 <sub>16</sub>
0375 <sub>16</sub>	UART2 special mode register 3	U2SMR3	000X0X0X <sub>2</sub>
0376 <sub>16</sub>	UART2 special mode register 2	U2SMR2	X0000000 <sub>2</sub>
0377 <sub>16</sub>	UART2 special mode register	U2SMR	X0000000 <sub>2</sub>
0378 <sub>16</sub>	UART2 transmit/receive mode register	U2MR	00 <sub>16</sub>
0379 <sub>16</sub>	UART2 bit rate register	U2BRG	?? <sub>16</sub>
037A <sub>16</sub>	UART2 transmit buffer register	U2TB	??????? <sub>2</sub>
037B <sub>16</sub>			XXXXXX? <sub>2</sub>
037C <sub>16</sub>	UART2 transmit/receive control register 0	U2C0	00001000 <sub>2</sub>
037D <sub>16</sub>	UART2 transmit/receive control register 1	U2C1	00000010 <sub>2</sub>
037E <sub>16</sub>	UART2 receive buffer register	U2RB	??????? <sub>2</sub>
037F <sub>16</sub>			?????XX? <sub>2</sub>

Note 1 :The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
? : Undefined

Figure 4.9. SFR Map (9 of 11)

Address	Register	Symbol	After reset
0380 <sub>16</sub>	Count start flag	TABSR	00 <sub>16</sub>
0381 <sub>16</sub>	Clock prescaler reset flag	CPSRF	0XXXXXX <sub>2</sub>
0382 <sub>16</sub>	One-shot start flag	ONSF	00 <sub>16</sub>
0383 <sub>16</sub>	Trigger select register	TRGSR	00 <sub>16</sub>
0384 <sub>16</sub>	Up-down flag	UDF	00 <sub>16</sub>
0385 <sub>16</sub>			
0386 <sub>16</sub>	Timer A0 register	TA0	?? <sub>16</sub>
0387 <sub>16</sub>			?? <sub>16</sub>
0388 <sub>16</sub>	Timer A1 register	TA1	?? <sub>16</sub>
0389 <sub>16</sub>			?? <sub>16</sub>
038A <sub>16</sub>	Timer A2 register	TA2	?? <sub>16</sub>
038B <sub>16</sub>			?? <sub>16</sub>
038C <sub>16</sub>	Timer A3 register	TA3	?? <sub>16</sub>
038D <sub>16</sub>			?? <sub>16</sub>
038E <sub>16</sub>	Timer A4 register	TA4	?? <sub>16</sub>
038F <sub>16</sub>			?? <sub>16</sub>
0390 <sub>16</sub>	Timer B0 register	TB0	?? <sub>16</sub>
0391 <sub>16</sub>			?? <sub>16</sub>
0392 <sub>16</sub>	Timer B1 register	TB1	?? <sub>16</sub>
0393 <sub>16</sub>			?? <sub>16</sub>
0394 <sub>16</sub>	Timer B2 register	TB2	?? <sub>16</sub>
0395 <sub>16</sub>			?? <sub>16</sub>
0396 <sub>16</sub>	Timer A0 mode register	TA0MR	00 <sub>16</sub>
0397 <sub>16</sub>	Timer A1 mode register	TA1MR	00 <sub>16</sub>
0398 <sub>16</sub>	Timer A2 mode register	TA2MR	00 <sub>16</sub>
0399 <sub>16</sub>	Timer A3 mode register	TA3MR	00 <sub>16</sub>
039A <sub>16</sub>	Timer A4 mode register	TA4MR	00 <sub>16</sub>
039B <sub>16</sub>	Timer B0 mode register	TB0MR	00?0000 <sub>2</sub>
039C <sub>16</sub>	Timer B1 mode register	TB1MR	00?X0000 <sub>2</sub>
039D <sub>16</sub>	Timer B2 mode register	TB2MR	00?X0000 <sub>2</sub>
039E <sub>16</sub>	Timer B2 special mode register	TB2SC	X0000000 <sub>2</sub>
039F <sub>16</sub>			
03A0 <sub>16</sub>	UART0 transmit/receive mode register	U0MR	00 <sub>16</sub>
03A1 <sub>16</sub>	UART0 bit rate register	U0BRG	?? <sub>16</sub>
03A2 <sub>16</sub>	UART0 transmit buffer register	U0TB	??????? <sub>2</sub>
03A3 <sub>16</sub>			XXXXXX <sub>2</sub>
03A4 <sub>16</sub>	UART0 transmit/receive control register 0	U0C0	00001000 <sub>2</sub>
03A5 <sub>16</sub>	UART0 transmit/receive control register 1	U0C1	00000010 <sub>2</sub>
03A6 <sub>16</sub>	UART0 receive buffer register	U0RB	??????? <sub>2</sub>
03A7 <sub>16</sub>			?????XX <sub>2</sub>
03A8 <sub>16</sub>	UART1 transmit/receive mode register	U1MR	00 <sub>16</sub>
03A9 <sub>16</sub>	UART1 bit rate register	U1BRG	?? <sub>16</sub>
03AA <sub>16</sub>	UART1 transmit buffer register	U1TB	??????? <sub>2</sub>
03AB <sub>16</sub>			XXXXXX <sub>2</sub>
03AC <sub>16</sub>	UART1 transmit/receive control register 0	U1C0	00001000 <sub>2</sub>
03AD <sub>16</sub>	UART1 transmit/receive control register 1	U1C1	00000010 <sub>2</sub>
03AE <sub>16</sub>	UART1 receive buffer register	U1RB	??????? <sub>2</sub>
03AF <sub>16</sub>			?????XX <sub>2</sub>
03B0 <sub>16</sub>	UART transmit/receive control register 2	UCON	X0000000 <sub>2</sub>
03B1 <sub>16</sub>			
03B2 <sub>16</sub>			
03B3 <sub>16</sub>			
03B4 <sub>16</sub>	CRC snoop address register	CRCSAR	?? <sub>16</sub>
03B5 <sub>16</sub>			00XXXX?? <sub>2</sub>
03B6 <sub>16</sub>	CRC mode register	CRCMR	0XXXXX0 <sub>2</sub>
03B7 <sub>16</sub>			
03B8 <sub>16</sub>	DMA0 request cause select register	DM0SL	00 <sub>16</sub>
03B9 <sub>16</sub>			
03BA <sub>16</sub>	DMA1 request cause select register	DM1SL	00 <sub>16</sub>
03BB <sub>16</sub>			
03BC <sub>16</sub>	CRC data register	CRCD	?? <sub>16</sub>
03BD <sub>16</sub>			?? <sub>16</sub>
03BE <sub>16</sub>	CRC input register	CRCIN	?? <sub>16</sub>
03BF <sub>16</sub>			

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
 ? : Undefined

Figure 4.10. SFR Map (10 of 11)

Address	Register	Symbol	After reset
03C0 <sub>16</sub>	A/D register 0	AD0	??????? <sub>2</sub>
03C1 <sub>16</sub>			XXXXXX?? <sub>2</sub>
03C2 <sub>16</sub>	A/D register 1	AD1	??????? <sub>2</sub>
03C3 <sub>16</sub>			XXXXXX?? <sub>2</sub>
03C4 <sub>16</sub>	A/D register 2	AD2	??????? <sub>2</sub>
03C5 <sub>16</sub>			XXXXXX?? <sub>2</sub>
03C6 <sub>16</sub>	A/D register 3	AD3	??????? <sub>2</sub>
03C7 <sub>16</sub>			XXXXXX?? <sub>2</sub>
03C8 <sub>16</sub>	A/D register 4	AD4	??????? <sub>2</sub>
03C9 <sub>16</sub>			XXXXXX?? <sub>2</sub>
03CA <sub>16</sub>	A/D register 5	AD5	??????? <sub>2</sub>
03CB <sub>16</sub>			XXXXXX?? <sub>2</sub>
03CC <sub>16</sub>	A/D register 6	AD6	??????? <sub>2</sub>
03CD <sub>16</sub>			XXXXXX?? <sub>2</sub>
03CE <sub>16</sub>	A/D register 7	AD7	??????? <sub>2</sub>
03CF <sub>16</sub>			XXXXXX?? <sub>2</sub>
03D0 <sub>16</sub>			
03D1 <sub>16</sub>			
03D2 <sub>16</sub>	A/D trigger control register	ADTRGCON	XXXX0000 <sub>2</sub>
03D3 <sub>16</sub>	A/D status register 0	ADSTAT0	00000X00 <sub>2</sub>
03D4 <sub>16</sub>	A/D control register 2	ADCON2	00 <sub>16</sub>
03D5 <sub>16</sub>			
03D6 <sub>16</sub>	A/D control register 0	ADCON0	00000??? <sub>2</sub>
03D7 <sub>16</sub>	A/D control register 1	ADCON1	00 <sub>16</sub>
03D8 <sub>16</sub>			
03D9 <sub>16</sub>			
03DA <sub>16</sub>			
03DB <sub>16</sub>			
03DC <sub>16</sub>			
03DD <sub>16</sub>			
03DE <sub>16</sub>			
03DF <sub>16</sub>			
03E0 <sub>16</sub>	Port P0 register	P0	?? <sub>16</sub>
03E1 <sub>16</sub>	Port P1 register	P1	?? <sub>16</sub>
03E2 <sub>16</sub>	Port P0 direction register	PD0	00 <sub>16</sub>
03E3 <sub>16</sub>	Port P1 direction register	PD1	00 <sub>16</sub>
03E4 <sub>16</sub>	Port P2 register	P2	?? <sub>16</sub>
03E5 <sub>16</sub>	Port P3 register	P3	?? <sub>16</sub>
03E6 <sub>16</sub>	Port P2 direction register	PD2	00 <sub>16</sub>
03E7 <sub>16</sub>	Port P3 direction register	PD3	00 <sub>16</sub>
03E8 <sub>16</sub>			
03E9 <sub>16</sub>			
03EA <sub>16</sub>			
03EB <sub>16</sub>			
03EC <sub>16</sub>	Port P6 register	P6	?? <sub>16</sub>
03ED <sub>16</sub>	Port P7 register	P7	?? <sub>16</sub>
03EE <sub>16</sub>	Port P6 direction register	PD6	00 <sub>16</sub>
03EF <sub>16</sub>	Port P7 direction register	PD7	00 <sub>16</sub>
03F0 <sub>16</sub>	Port P8 register	P8	?? <sub>16</sub>
03F1 <sub>16</sub>	Port P9 register	P9	???X??? <sub>2</sub>
03F2 <sub>16</sub>	Port P8 direction register	PD8	00 <sub>16</sub>
03F3 <sub>16</sub>	Port P9 direction register	PD9	000X0000 <sub>2</sub>
03F4 <sub>16</sub>	Port P10 register	P10	?? <sub>16</sub>
03F5 <sub>16</sub>			
03F6 <sub>16</sub>	Port P10 direction register	PD10	00 <sub>16</sub>
03F7 <sub>16</sub>			
03F8 <sub>16</sub>			
03F9 <sub>16</sub>			
03FA <sub>16</sub>			
03FB <sub>16</sub>			
03FC <sub>16</sub>	Pull-up control register 0	PUR0	00 <sub>16</sub>
03FD <sub>16</sub>	Pull-up control register 1	PUR1	00 <sub>16</sub>
03FE <sub>16</sub>	Pull-up control register 2	PUR2	00 <sub>16</sub>
03FF <sub>16</sub>	Port control register	PCR	00 <sub>16</sub>

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit  
? : Undefined

Figure 4.11. SFR Map (11 of 11)

## 5. Reset

There are four types of resets: a hardware reset, a software reset, an watchdog timer reset, and an oscillation stop detection reset.

### 5.1 Hardware Reset

There are two types of hardware resets: a hardware reset 1 and a hardware reset 2.

#### 5.1.1 Hardware Reset 1

A reset is applied using the  $\overline{\text{RESET}}$  pin. When an “L” signal is applied to the  $\overline{\text{RESET}}$  pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 5.1.1.1 Pin Status When  $\overline{\text{RESET}}$  Pin Level is “L”). The on-chip oscillator is initialized and used as system clock.

When the input level at the  $\overline{\text{RESET}}$  pin is released from “L” to “H”, the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the  $\overline{\text{RESET}}$  pin is pulled “L” while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 5.1.1.1 shows the example reset circuit. Figure 5.1.1.2 shows the reset sequence. Table 5.1.1.1 shows the status of the other pins while the  $\overline{\text{RESET}}$  pin is “L”. Figure 5.1.1.3 shows the CPU register status after reset. Refer to “SFR Map” for SFR status after reset.

1. When the power supply is stable

- (1) Apply an “L” signal to the  $\overline{\text{RESET}}$  pin.
- (2) Wait  $t_d(\text{ROC})$  or more.
- (3) Apply an “H” signal to the  $\overline{\text{RESET}}$  pin.

2. Power on

- (1) Apply an “L” signal to the  $\overline{\text{RESET}}$  pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait  $t_d(\text{P-R})$  or more until the internal power supply stabilizes.
- (4) Wait  $t_d(\text{ROC})$  or more.
- (5) Apply an “H” signal to the  $\overline{\text{RESET}}$  pin.

#### 5.1.2 Hardware Reset 2

#### Note

**5.1.2 Hardware Reset 2 is described in the Normal-ver. only as an example.  
Do not use this function in the T-ver. and V-ver.**

This reset is generated by the microcomputer’s internal voltage detection circuit. The voltage detection circuit monitors the voltage supplied to the Vcc pin.

If the VC26 bit in the VCR2 register is set to “1” (reset level detection circuit enabled), the microcomputer is reset when the voltage at the Vcc input pin drops below  $V_{\text{det3}}$ .

Conversely, when the input voltage at the Vcc pin rises to  $V_{\text{det3}}$  or more, the pins and the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. It takes about  $t_d(\text{S-R})$  before the program starts running after  $V_{\text{det3}}$  is detected. The initialized pins and registers and the status thereof are the same as in hardware reset 1.






Figure 5.1.1.1. Example Reset Circuit

### 5.2 Software Reset

When the PM03 bit in the PM0 register is set to “1” (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector. The device will reset using on-chip oscillator as the system clock.

At software reset, some SFR’s are not initialized. Refer to “SFR”.

### 5.3 Watchdog Timer Reset

When the PM12 bit in the PM1 register is “1” (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. The device will reset using on-chip oscillator as the system clock. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR’s are not initialized. Refer to “SFR”.

### 5.4 Oscillation Stop Detection Reset

When the CM20 bit in the CM2 register is “1”(oscillation stop, re-oscillation detection function enabled) and the CM27 bit is “0” (reset at oscillation stop detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to the section “oscillation stop, re-oscillation detection function”.

At oscillation stop detection reset, some SFR’s are not initialized. Refer to the section “SFR”.




Figure 5.1.1.2. Reset Sequence

Table 5.1.1.1. Pin Status When RESET Pin Level is “L”

Pin name	Status
P0 to P3, P6 to P10	Input port (high impedance)




Figure 5.1.1.3. CPU Register Status After Reset

### 5.5 Voltage Detection Circuit

**Note**


**5.5 Voltage Detection Circuit** is described in the Normal-ver. only as an example. This is assumed to use when VCC = 5V. Do not use this function in the T-ver. and V-ver.

The voltage detection circuit monitors the voltage applied to the VCC pin in Vdet3 and Vdet 4. The VC26 to VC27 bits in the VCR2 register determine whether this circuit is enabled or disabled.

The reset level detect circuit is required for the voltage down detection reset (hardware reset 2) .

The voltage down detection circuit detects whether VCC is more than or less than Vdet4. The VC13 bit in the VCR1 register determines the detection result. The voltage detect interrupt is available.

Figure 5.5.1 shows a voltage detection circuit Block



**Figure 5.5.1 Voltage Detection Circuit Block**

## Voltage Detection Register 1

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0	0	0

Symbol: VCR1  
Address: 0019h  
After Reset<sup>(2)</sup>: 00001000b

Bit Symbol	Bit Name	Function	RW
(b2-b0)	Reserved Bit	Set to "0"	RW
VC13	Voltage Down Monitor Flag <sup>(1)</sup>	0: VCC < Vdet4 1: VCC ≥ Vdet4	RO
(b7-b4)	Reserved Bit	Set to "0"	RW

## NOTES:

- The VC13 bit is useful when the VC27 bit in the VCR2 register is set to "1" (voltage down detection circuit enable). The VC13 bit is always "1" (VCC ≥ 4 V) when the VC27 bit is set to "0" (voltage down detection circuit disable).
- This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

Voltage Detection Register 2<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0
		0	0	0	0	0	0

Symbol: VCR2  
Address: 001Ah  
After Reset<sup>(5)</sup>: 00h

Bit Symbol	Bit Name	Function	RW
(b5-b0)	Reserved Bit	Set to "0"	RW
VC26	Reset Level Monitor Bit <sup>(2, 3, 6)</sup>	0: Disable reset level detection circuit 1: Enable reset level detection circuit	RW
VC27	Voltage Down Monitor Bit <sup>(4, 6)</sup>	0: Disable voltage down detection circuit 1: Enable voltage down detection circuit	RW

## NOTES:

- Write to this register after setting the PRC3 bit in the PRCR register to "1" (write enable).
- To use voltage down detection (hardware reset 2), set the VC26 bit to "1" (reset level detection circuit enable).
- VC26 bit is disabled in stop mode (the microcomputer is not reset even if the voltage input to VCC pin becomes lower than Vdet3).
- When the VC13 bit in the VCR1 register and D42 bit in the D4INT register are used or the D40 bit is set to "1" (voltage down detection interrupt enable), set the VC27 bit to "1" (voltage down detection circuit enable).
- This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
- The detection circuit does not start operation until td(E-A) elapses after the VC26 bit, or VC27 bit is set to "1".

Voltage Down Detection Interrupt Register <sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0
X	X						

Symbol: D4INT  
Address: 001Fh  
After Reset: 00h

Bit Symbol	Bit Name	Function	RW
D40	Voltage Down Detection Interrupt Enable Bit <sup>(5)</sup>	0: Disable 1: Enable	RW
D41	STOP Mode Deactivation Control Bit <sup>(4)</sup>	0: Disable (do not use the power supply down detection interrupt to get out of stop mode) 1: Enable (use the voltage down detection interrupt to get out of stop mode)	RW
D42	Voltage Change Detection Flag <sup>(2)</sup>	0: Not detected 1: Vdet4 passing detection	RW <sup>(3)</sup>
D43	WDT Overflow Detect Flag	0: Not detected 1: Detected	RW <sup>(3)</sup>
DF0	Sampling Clock Select Bit	b5b4 0 0 : CPU clock divided by 8 0 1 : CPU clock divided by 16 1 0 : CPU clock divided by 32 1 1 : CPU clock divided by 64	RW
DF1			RW
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—

## NOTES:

- Write to this register after setting the PRC3 bit in the PRCR register to "1" (write enable).
- Useful when the VC27 bit in the VCR2 register is set to "1" (voltage down detection circuit enabled). If the VC27 bit is set to "0" (voltage down detection circuit disable), the D42 bit is set to "0" (Not detect).
- This bit is set to "0" by writing a "0" in a program. (Writing a "1" has no effect.)
- If the voltage down detection interrupt needs to be used to get out of stop mode again after once used for that purpose, reset the D41 bit by writing a "0" and then a "1".
- The D40 bit is effective when the VC27 bit = 1. To set the D40 bit to "1", set bits in the following order.
  - Set the VC27 bit to "1".
  - Wait for td(E-A) until the detection circuit is actuated.
  - Wait for the sampling time. (See Table 6.2 Sampling Period)
  - Set the D40 bit to "1".

Figure 5.5.2 VCR Register, VCR2 Register, and D4INT Register




Figure 5.5.3 Typical Operation of Voltage Down Detection Reset (Hardware Reset 2)

### 5.5.1 Voltage Down Detection Interrupt

If the D40 bit in the D4INT register is set to “1” (voltage down detection interrupt enabled), the voltage down detection interrupt request is generated when the voltage applied to the VCC pin is above or below Vdet4. The voltage down detection interrupt shares the same interrupt vector with the watch-dog timer interrupt and oscillation stop, re-oscillation detection interrupt.

Set the D41 bit in the D4INT register to “1” (enabled) to use the voltage down detection interrupt to exit stop mode.

The D42 bit in the D4INT register is set to “1” as soon as the voltage applied to the VCC pin reaches Vdet4 due to the voltage rise and voltage drop. When the D42 bit changes “0” to “1”, the voltage down detection interrupt request is generated. Set the D42 bit to “0” by program. However, when the D41 bit is set to “1” and the microcomputer is in stop mode, the voltage down detection interrupt request is generated regardless of the D42 bit state if the voltage applied to the VCC pin is detected to be above Vdet4. The microcomputer then exits stop mode.

Table 5.5.1.1 shows how the voltage down detection interrupt request is generated.

The DF1 to DF0 bits in the D4INT register determine the sampling period that detects the voltage applied to the VCC pin reaches Vdet4. Table 5.5.1.2 shows the sampling periods.

**Table 5.5.1.1 Voltage Down Detection Interrupt Request Generation Conditions**

Operation Mode	VC27 Bit	D40 Bit	D41 Bit	D42 Bit	CM02 Bit	VC13 Bit
Normal Operation Mode <sup>(1)</sup>	1	1	—	0 to 1	—	0 to 1 <sup>(3)</sup>
						1 to 0 <sup>(3)</sup>
Wait Mode <sup>(2)</sup>			—	0 to 1	0	0 to 1 <sup>(3)</sup>
					1	1 to 0 <sup>(3)</sup>
Stop Mode <sup>(2)</sup>			1	—	1	0 to 1
					0	0 to 1

— : “0” or “1”

**NOTES:**

1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to **7. Clock generating circuit**)
2. Refer to **5.5.2 Limitations on stop mode**, **5.5.3 Limitations on wait mode**.
3. An interrupt request for voltage reduction is generated a sampling time after the value of the VC13 bit has changed. See the **Figure 5.5.1.2 Voltage Down Detection Interrupt Generation Circuit Operation Example** for details.

**Table 5.5.1.2 Sampling Periods**

CPU Clock (MHz)	Sampling Period (μs)			
	DF1 to DF0=00 (CPU clock divided by 8)	DF1 to DF0=01 (CPU clock divided by 16)	DF1 to DF0=10 (CPU clock divided by 32)	DF1 to DF0=11 (CPU clock divided by 64)
16	3.0	6.0	12.0	24.0




Figure 5.5.1.1 Power Supply Down Detection Interrupt Generation Block




Figure 5.5.1.2 Power Supply Down Detection Interrupt Generation Circuit Operation Example

### 5.5.2 Limitations on Exiting Stop Mode

The voltage down detection interrupt is immediately generated and the microcomputer exits stop mode if the CM10 bit in the CM1 register is set to “1” under the conditions below.

- the VC27 bit in the VCR2 register is set to “1” (voltage down detection circuit enabled),
- the D40 bit in the D4INT register is set to “1” (voltage down detection interrupt enabled),
- the D41 bit in the D4INT register is set to “1” (voltage down detection interrupt is used to exit stop mode), and
- the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is “1”)

If the microcomputer is set to enter stop mode when the voltage applied to the VCC pin drops below Vdet4 and to exit stop mode when the voltage applied rises to Vdet4 or above, set the CM10 bit to “1” when VC13 bit is “0” ( $VCC < Vdet4$ ).

### 5.5.3 Limitations on Exiting Wait Mode

The voltage down detection interrupt is immediately generated and the microcomputer exits wait mode if WAIT instruction is executed under the conditions below.

- the CM02 bit in the CM0 register is set to “1” (stop peripheral function clock),
- the VC27 bit in the VCR2 register is set to “1” (voltage down detection circuit enabled),
- the D40 bit in the D4INT register is set to “1” (voltage down detection interrupt enabled),
- the D41 bit in the D4INT register is set to “1” (voltage down detection interrupt is used to exit wait mode), and
- the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is “1”)

If the microcomputer is set to enter wait mode when the voltage applied to the VCC pin drops below Vdet4 and to exit wait mode when the voltage applied rises to Vdet4 or above, perform WAIT instruction when VC13 bit is “0” ( $VCC < Vdet4$ ).



## 6. Processor Mode

This device functions in single-chip mode only. Figures 6.1 and 6.2 detail the associated registers.




Figure 6.1. PM0 Register




Figure 6.2. PM1 Register

## 7. Clock Generation Circuit


The clock generation circuit contains four oscillator circuits as follows:


- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) Variable on-chip oscillator (available at reset, oscillation stop detect function)
- (4) PLL frequency synthesizer

Table 7.1 lists the clock generation circuit specifications. Figure 7.1 shows the clock generation circuit. Figures 7.2 to 7.6 show the clock-related registers.

**Table 7.1. Clock Generation Circuit Specifications**

Item	Main clock oscillation circuit	Sub clock oscillation circuit	Variable on-chip oscillator	PLL frequency synthesizer
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Timer A, B's clock source	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating	CPU clock source Peripheral function clock source
Clock frequency	0 to 20 MHz	32.768 kHz	Selectable source frequency: f <sub>1</sub> (ROC), f <sub>2</sub> (ROC), f <sub>3</sub> (ROC) Selectable divider: by 2, by 4, by 8	10 to 20 MHz
Usable oscillator	Ceramic oscillator Crystal oscillator	Crystal oscillator	_____	_____
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT	_____	_____
Oscillation stop, restart function	Available	Available	Available	Available
Oscillator status after reset	Oscillating	Stopped	Oscillating (CPU clock source)	Stopped
Other	Externally derived clock can be input		_____	_____



**Figure 7.2. CM0 Register**




Figure 7.3. CM1 Register




Figure 7.4. ROCR Register




Figure 7.5. CM2 Register




Figure 7.6. PCLKR Register and PM2 Register




Figure 7.7. PLC0 Register and CCLKR register



The following describes the clocks generated by the clock generation circuit.

### 7.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 7.1.1 shows the examples of main clock connection circuit.

The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".

If the main clock is not used, it is recommended to connect the XIN pin to VCC to reduce power consumption during reset.




Figure 7.1.1. Examples of Main Clock Connection Circuit

## 7.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 7.2.1 shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1" (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".




Figure 7.2.1. Examples of Sub Clock Connection Circuit

### 7.3 On-chip Oscillator Clock

This clock is supplied by a variable on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit of PM2 register is “1” (on-chip oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (Refer to “10. Watchdog Timer • Count source protective mode”).

After reset, the on-chip oscillator clock divided by 16 is used for the CPU clock. It can also be turned on by setting the CM21 bit of CM2 register to “1” (on-chip oscillator clock), and is used as the clock source for the CPU and peripheral function clocks. If the main clock stops oscillating when the CM20 bit of CM2 register is “1” (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is “1” (oscillation stop, re-oscillation detection interrupt), the on-chip oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

### 7.4 PLL Clock

The PLL clock is generated from the main clock by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to “1” (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait  $t_{su}(PLL)$  for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to “1”.

Before entering wait mode or stop mode, be sure to set the CM11 bit to “0” (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to “0” (PLL stops). Figure 7.4.1 shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below.

$$PLL \text{ clock frequency} = f(X_{IN}) \times X \text{ (multiplying factor set by the PLC02 to PLC00 bits PLC0 register)}$$


(However,  $10 \text{ MHz} \leq PLL \text{ clock frequency} \leq 20 \text{ MHz}$ )

The PLC02 to PLC00 bits can be set only once after reset. Table 7.4.1 shows the example for setting PLL clock frequencies.

**Table 7.4.1. Example for Setting PLL Clock Frequencies**

XIN (MHz)	PLC02	PLC01	PLC00	Multiplying factor	PLL clock (MHz)(Note)
10	0	0	1	2	20
5	0	1	0	4	

Note:  $10\text{MHz} \leq PLL \text{ clock frequency} \leq 20\text{MHz}$ .

**Figure 7.4.1. Procedure to Use PLL Clock as CPU Clock Source**

## 7.5 CPU Clock and Peripheral Function Clock

The CPU clock is used to operate the CPU and peripheral function clocks are used to operate the peripheral functions.

### 7.5.1 CPU Clock

This is the operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "002" (undivided).

After reset, the on-chip oscillator clock divided by 16 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

### 7.5.2 Peripheral Function Clock(f<sub>1</sub>, f<sub>2</sub>, f<sub>8</sub>, f<sub>32</sub>, f<sub>1SIO</sub>, f<sub>2SIO</sub>, f<sub>8SIO</sub>, f<sub>32SIO</sub>, f<sub>AD</sub>, f<sub>C32</sub>, f<sub>CAN0</sub>)

These are operating clocks for the peripheral functions.

Of these, f<sub>i</sub> (i = 1, 2, 8, 32) and f<sub>SIO</sub> are derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by i. The clock f<sub>i</sub> is used for timers A and B, and f<sub>SIO</sub> is used for serial I/O.

The f<sub>AD</sub> clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/D converter.

The f<sub>CAN0</sub> clock is derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by 1 (undivied), 2, 4, 8 or 16, and is used for the CAN module.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the f<sub>i</sub>, f<sub>SIO</sub>, f<sub>AD</sub>, and f<sub>CAN0</sub> clocks are turned off. (Note 1)

The f<sub>C32</sub> clock is produced from the sub clock, and is used for timers A and B. This clock can only be used when the sub clock is on.

Note 1: f<sub>CAN0</sub> clock stops at "H" in CAN0 sleep mode.

### 7.5.3 ClockOutput Function

The f<sub>1</sub>, f<sub>8</sub>, f<sub>32</sub> or f<sub>C</sub> clock can be output from the CLKOUT pin. Use the PCLK5 bit of PCLKR register and CM01 to CM00 bits of CM0 register to select. Table 7.5.3.1 shows the function of the CLKOUT pin.

**Table 7.5.3.1 The function of the CLKOUT pin**

PCLK5	CM01	CM00	The function of the CLKout pin
0	0	0	I/O port P9 <sub>0</sub>
0	0	1	f <sub>C</sub>
0	1	0	f <sub>8</sub>
0	1	1	f <sub>32</sub>
1	0	0	f <sub>1</sub>
1	0	1	Do not set
1	1	0	Do not set
1	1	1	Do not set

## 7.6 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

### 7.6.1 Normal Operation Mode

Normal operation mode is further classified into seven modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source must be in stable oscillation. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low speed or low power dissipation mode to on-chip oscillator or on-chip oscillator low power dissipation mode. Nor can operation modes be changed directly from on-chip oscillator or on-chip oscillator low power dissipation mode to low speed or low power dissipation mode. When the CPU clock source is changed from the on-chip oscillator to the main clock, change the operation mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit of CM0 register was set to "1") in the on-chip oscillator mode.

#### 7.6.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers A and B.

#### 7.6.1.2 PLL Operation Mode

The main clock multiplied by 2 or 4 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

#### 7.6.1.3 Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers A and B.

#### 7.6.1.4 Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to "0" (on-chip oscillator turned off), and the on-chip oscillator clock is used when the CM21 bit is set to "1" (on-chip oscillator oscillating).

The fc32 clock can be used as the count source for timers A and B.

#### 7.6.1.5 Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B. Peripheral function clock can use only fc32.

Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.

### 7.6.1.6 On-chip Oscillator Mode

The selected on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fc32 can be used as the count source for timers A and B. The on-chip oscillator frequency can be selected using the on-chip oscillator control register (ROCR:025C16) bits 0 to 3. See Figure.7.4 for details. When the operation mode is returned to the high and medium speed modes, set the CM06 bit to "1" (divided by 8 mode).

### 7.6.1.7 On-chip Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in on-chip oscillator mode. The CPU clock can be selected as in the on-chip oscillator mode. The on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fc32 can be used as the count source for timers A and B.

**Table 7.6.1.1. Setting Clock Related Bit and Modes**

Modes	CM2 register	CM1 register		CM0 register			
	CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04
PLL operation mode	0	1	002	0	0	0	—
High-speed mode	0	0	002	0	0	0	—
Medium-speed mode	divided by 2	0	012	0	0	0	—
	divided by 4	0	102	0	0	0	—
	divided by 8	0	—	0	1	0	—
	divided by 16	0	112	0	0	0	—
Low-speed mode	—	—	—	1	—	0	1
Low power dissipation mode	—	—	—	1	1(Note 1)	1(Note 1)	1
On-chip oscillator mode (Note 3)	divided by 1	1	—	002	0	0	—
	divided by 2	1	—	012	0	0	—
	divided by 4	1	—	102	0	0	—
	divided by 8	1	—	0—	0	1	—
	divided by 16	1	—	112	0	0	—
On-chip oscillator low power dissipation mode	1	—	(Note 2)	0	(Note 2)	1	—

Note 1: When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and CM06 bit is set to "1" (divided by 8 mode) simultaneously.

Note 2: The divide-by-n value can be selected the same way as in on-chip oscillator mode.

Note 3: Variable on-chip oscillator frequency can be any of those described in the section "Variable On-chip Oscillator Mode".

## 7.6.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit of PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock, on-chip oscillator clock and PLL clock all are on, the peripheral functions using these clocks keep operating.

### 7.6.2.1 Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, fCAN0 and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fc32 remains on.

### 7.6.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = "1" (CPU clock source is the PLL clock), be sure to clear the CM11 bit to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit to "0" (PLL stops).

### 7.6.2.3 Pin Status During Wait Mode

The I/O port pins retain their status held just prior to wait mode.

### 7.6.2.4 Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset,  $\overline{\text{NMI}}$  interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or  $\overline{\text{NMI}}$  interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 7.6.2.4.1 lists the interrupts to exit wait mode.

**Table 7.6.2.4.1. Interrupts to Exit Wait Mode**

Interrupt	CM02=0	CM02=1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
key input interrupt	Can be used	Can be used
A/D conversion interrupt	Can be used in one-shot mode or single sweep mode	— (Do not use)
Timer A interrupt Timer B interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
$\overline{\text{INT}}$ interrupt	Can be used	Can be used
CAN0 Wake_up interrupt	Can be used in CAN sleep mode	Can be used in CAN sleep mode

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.

Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).

2. Set the I flag to "1".

3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.



### 7.6.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained. When applying 2.7 or less voltage to Vcc pin, make sure  $V_{cc} \geq V_{RAM}$ . However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- $\overline{NMI}$  interrupt
- Key interrupt
- $\overline{INT}$  interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)
- Voltage down detection interrupt  
(refer to “voltage down detection interrupt” for an operating condition)
- CAN0 Wake\_up interrupt (when CAN sleep mode)

#### 7.6.3.1 Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to “1” (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to “1” (divide-by-8 mode) and the CM15 bit of CM10 register is set to “1” (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit to “0” (oscillation stop, re-oscillation detection function disable).

Also, if the CM11 bit is “1” (PLL clock for the CPU clock source), set the CM11 bit to “0” (main clock for the CPU clock source) and the PLC07 bit to “0” (PLL turned off) before entering stop mode.

#### 7.6.3.2 Pin Status during Stop Mode

The I/O pins retain their status held just prior to entering stop mode.

#### 7.6.3.3 Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset,  $\overline{NMI}$  interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or  $\overline{NMI}$  interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to “0002” (interrupts disable) before setting the CM10 bit to “1”.

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to “1”.

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to “0002”.

2. Set the I flag to “1”.

3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or  $\overline{NMI}$  interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the sub clock: sub clock

If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8

If the CPU clock before entering stop mode was derived from the on-chip oscillator clock: on-chip oscillator clock divide-by-8

Figure 7.6.1 shows the state transition from normal operation mode to stop mode and wait mode. Figure 7.6.1.1 shows the state transition in normal operation mode.

Table 7.6.1 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line shows state after transition.




Figure 7.6.1. State Transition to Stop Mode and Wait Mode




Figure 7.6.1.1. State Transition in Normal Mode

**Table 7.6.1. Allowed Transition and Setting**

		State after transition							
		High-speed mode, middle-speed mode	Low-speed mode <sup>2</sup>	Low power dissipation mode	PLL operation mode <sup>2</sup>	On-chip oscillator mode	On-chip oscillator low power dissipation mode	Stop mode	Wait mode
Current state	High-speed mode, middle-speed mode	See Table A <sup>8</sup>	(9) <sup>7</sup>	--	(13) <sup>3</sup>	(15)	--	(16) <sup>1</sup>	(17)
	Low-speed mode <sup>2</sup>	(8)		(11) <sup>1, 6</sup>	--	--	--	(16) <sup>1</sup>	(17)
	Low power dissipation mode	--	(10)		--	--	--	(16) <sup>1</sup>	(17)
	PLL operation mode <sup>2</sup>	(12) <sup>3</sup>	--	--		--	--	--	--
	On-chip oscillator mode	(14) <sup>4</sup>	--	--	--	See Table A <sup>8</sup>	(11) <sup>1</sup>	(16) <sup>1</sup>	(17)
	On-chip oscillator low power dissipation mode	--	--	--	--	(10)	See Table A <sup>8</sup>	(16) <sup>1</sup>	(17)
	Stop mode	(18) <sup>5</sup>	(18)	(18)	--	(18) <sup>5</sup>	(18) <sup>5</sup>		--
	Wait mode	(18)	(18)	(18)	--	(18)	(18)	--	

Notes:

1. Avoid making a transition when the CM21 bit is set to "1" (oscillation stop, re-oscillation detection function enabled). Set the CM21 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transitioning.
2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as peripheral function clock.
3. PLL operation mode can only be entered from and changed to high-speed mode.
4. Set the CM06 bit to "1" (division by 8 mode) before transitioning from on-chip oscillator mode to high- or middle-speed mode.
5. When exiting stop mode, the CM06 bit is set to "1" (division by 8 mode).
6. If the CM05 bit is set to "1" (main clock stop), then the CM06 bit is set to "1" (division by 8 mode).
7. A transition can be made only when sub clock is oscillating.
8. State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.

--: Cannot transit

		Sub clock oscillating					Sub clock turned off				
		No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16	No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16
Sub clock oscillating	No division		(4)	(5)	(7)	(6)	(1)	--	--	--	--
	Divided by 2	(3)		(5)	(7)	(6)	--	(1)	--	--	--
	Divided by 4	(3)	(4)		(7)	(6)	--	--	(1)	--	--
	Divided by 8	(3)	(4)	(5)		(6)	--	--	--	(1)	--
	Divided by 16	(3)	(4)	(5)	(7)		--	--	--	--	(1)
Sub clock turned off	No division	(2)	--	--	--	--	(4)	(5)	(7)	(6)	
	Divided by 2	--	(2)	--	--	--	(3)	(5)	(7)	(6)	
	Divided by 4	--	--	(2)	--	--	(3)	(4)	(7)	(6)	
	Divided by 8	--	--	--	(2)	--	(3)	(4)	(5)	(6)	
	Divided by 16	--	--	--	--	(2)	(3)	(4)	(5)	(7)	

9. ( ) : setting method. Refer to following table.

--: Cannot transit

	Setting	Operation
(1)	CM04 = 0	Sub clock turned off
(2)	CM04 = 1	Sub clock oscillating
(3)	CM06 = 0, CM17 = 0, CM16 = 0	CPU clock no division mode
(4)	CM06 = 0, CM17 = 0, CM16 = 1	CPU clock division by 2 mode
(5)	CM06 = 0, CM17 = 1, CM16 = 0	CPU clock division by 4 mode
(6)	CM06 = 0, CM17 = 1, CM16 = 1	CPU clock division by 16 mode
(7)	CM06 = 1	CPU clock division by 8 mode
(8)	CM07 = 0	Main clock, PLL clock, or on-chip oscillator clock selected
(9)	CM07 = 1	Sub clock selected
(10)	CM05 = 0	Main clock oscillating
(11)	CM05 = 1	Main clock turned off
(12)	PLC07 = 0, CM11 = 0	Main clock selected
(13)	PLC07 = 1, CM11 = 1	PLL clock selected
(14)	CM21 = 0	Main clock or PLL clock selected
(15)	CM21 = 1	On-chip oscillator clock selected
(16)	CM10 = 1	Transition to stop mode
(17)	wait instruction	Transition to wait mode
(18)	Hardware interrupt	Exit stop mode or wait mode

CM04, CM05, CM06, CM07 : bit of CM0 register  
 CM10, CM11, CM16, CM17 : bit of CM1 register  
 CM20, CM21 : bit of CM2 register  
 PLC07 : bit of PLC0 register

## 7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit of PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register
- CM20 bit in CM2 register
- All bits in PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit of CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

- (1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM2 register).
- (2) Set the PM21 bit of PM2 register to "1" (disable clock modification).
- (3) Set the PRC1 bit of PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is "1".

## 7.8 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function allows the detection of main clock oscillation stop and re-oscillation. At oscillation stop or re-oscillation detection, depending on the setting of the CM27 setting, either a reset or an interrupt (oscillation stop or re-oscillation detect) will be generated. Depending on the CM27 bit of CM2 register. The oscillation stop detection function can be enabled and disabled by the CM20 bit in the CM2 register. Table 7.8.1 lists a specification overview of the oscillation stop and re-oscillation detect function.

**Table 7.8.1. Specification Overview of Oscillation Stop and Re-oscillation Detect Function**

Item	Specification
Oscillation stop detectable clock and frequency bandwidth	$f(X_{IN}) \geq 2 \text{ MHz}$
Enabling condition for oscillation stop, re-oscillation detection function	Set CM20 bit to "1"(enable)
Operation at oscillation stop, re-oscillation detection	<ul style="list-style-type: none"> <li>•Reset occurs (when CM27 bit =0)</li> <li>•Oscillation stop, re-oscillation detection interrupt occurs(when CM27 bit =1)</li> </ul>

### 7.8.1 Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)

When main clock stop is detected when the CM20 bit is “1” (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to “SFR”, “Reset”).

This status is reset with hardware reset 1 or hardware reset 2. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to “1” and the CM27 bit to “0”.)

### 7.8.2 Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Detect Interrupt)

When the main clock corresponds to the CPU clock source and the CM20 bit is “1” (oscillation stop and re-oscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the CPU clock and clock source for peripheral functions in place of the main clock.
- CM21 bit = 1 (on-chip oscillator clock for CPU clock source)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

When the PLL clock corresponds to the CPU clock source and the CM20 bit is “1”, the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to “1” (on-chip oscillator clock) inside the interrupt routine.


- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

When the CM20 bit is “1”, the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged

### 7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, return the main clock to the CPU clock and peripheral function clock source in the program. Figure 7.8.3.1 shows the procedure for switching the clock source from the on-chip oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".




**Figure 7.8.3.1. Procedure to Switch Clock Source From On-chip Oscillator to Main Clock**

## 8. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 8.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, CM2, PLC0, ROCR, PCLKR, and CCLKR registers
- Registers protected by PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers
- Registers protected by PRC2 bit: PD9, PACR and S4C registers
- Registers protected by PRC3 bit: VCR2 and D4INT registers

Set the PRC2 bit to “1” (write enabled) and then write to any address, and the PRC2 bit will be cleared to “0” (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to “1”. Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to “1” and the next instruction. The PRC0, PRC1 and PRC3 bits are not automatically cleared to “0” by writing to any address. They can only be cleared in a program.




**Figure 8.1. PRCR Register**



## 9. Interrupts

### 9.1 Type of Interrupts

Figure 9.1.1 shows types of interrupts.



**Figure 9.1.1. Interrupts**

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.

### 9.1.1 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

#### 9.1.1.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

#### 9.1.1.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

#### 9.1.1.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

#### 9.1.1.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 1 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.

### 9.1.2 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

#### 9.1.2.1 Special Interrupts

Special interrupts are non-maskable interrupts.

##### 9.1.2.1.1 $\overline{\text{NMI}}$ Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when input on the  $\overline{\text{NMI}}$  pin changes state from high to low. For details about the  $\overline{\text{NMI}}$  interrupt, refer to the section "NMI interrupt".

##### 9.1.2.1.2 $\overline{\text{DBC}}$ Interrupt

This interrupt is exclusively for debugger, do not use in any other circumstances.

##### 9.1.2.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

##### 9.1.2.1.4 Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to the section "clock generating circuit".

##### 9.1.2.1.5 Voltage Down Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to the section "voltage detection circuit".

##### 9.1.2.1.6 Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

##### 9.1.2.1.7 Address Match Interrupt


An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 or RMAD1 register, if the corresponding enable bit (AIER register's AIER0 or AIER1bit) is set to "1". For details about the address match interrupt, refer to the section "address match interrupt".

### 9.1.2.2 Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in "Table 1.11.2. Relocatable Vector Tables". For details about the peripheral functions, refer to the description of each peripheral function in this manual.

## 9.2 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 9.2.1 shows the interrupt vector.



**Figure 9.2.1. Interrupt Vector**

### 9.2.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. Table 9.2.1.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

**Table 9.2.1.1. Fixed Vector Tables**

Interrupt source	Vector table addresses Address (L) to address (H)	Remarks	Reference
Undefined instruction	FFFD <sub>16</sub> to FFFD <sub>16</sub> F	Interrupt on UND instruction	M16C/60, M16C/20 serie software maual
Overflow	FFFE0 <sub>16</sub> to FFFE3 <sub>16</sub>	Interrupt on INTO instruction	
BRK instruction	FFFE4 <sub>16</sub> to FFFE7 <sub>16</sub>	If the contents of address FFFE7 <sub>16</sub> is FF <sub>16</sub> , program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	FFFE8 <sub>16</sub> to FFFEB <sub>16</sub>		Address match interrupt
Single step (Note)	FFFE <sub>16</sub> C to FFFE <sub>16</sub> F		
Watchdog timer Oscillation stop and re-oscillation detection Voltage down detection	FFFF0 <sub>16</sub> to FFFF3 <sub>16</sub>		Watchdog timer  Clock generating circuit  Voltage detection circuit
DBC (Note)	FFFF4 <sub>16</sub> to FFFF7 <sub>16</sub>		
NMI	FFFF8 <sub>16</sub> to FFFFB <sub>16</sub>		NMI interrupt
Reset	FFFF <sub>16</sub> C to FFFFF <sub>16</sub>		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

### 9.2.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 9.2.2.1 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

**Table 9.2.2.1. Relocatable Vector Tables**

Interrupt source	Vector address (Note 1) Address (L) to address (H)	Software interrupt number	Reference
BRK instruction (Note 2)	+0 to +3 (0000 <sub>16</sub> to 0003 <sub>16</sub> )	0	M16C/60, M16C/20 series software manual
CAN0 wakeup (Note 3)	+4 to +7 (0004 <sub>16</sub> to 0007 <sub>16</sub> )	1	CAN module
CAN0 receive completion	+8 to +11 (0008 <sub>16</sub> to 000B <sub>16</sub> )	2	
CAN0 transmit completion	+12 to +15 (000C <sub>16</sub> to 000F <sub>16</sub> )	3	
$\overline{\text{INT}}3$	+16 to +19 (0010 <sub>16</sub> to 0013 <sub>16</sub> )	4	$\overline{\text{INT}}$ interrupt
ICOC interrupt 0	+20 to +23 (0014 <sub>16</sub> to 0017 <sub>16</sub> )	5	Timer S
ICOC interrupt 1, I <sup>2</sup> C bus interface (Note 4)	+24 to +27 (0018 <sub>16</sub> to 001B <sub>16</sub> )	6	Timer S Multi-Master I <sup>2</sup> C bus interface
ICOC base timer, SCL/SDA (Note 4)	+28 to +31 (001C <sub>16</sub> to 001F <sub>16</sub> )	7	
SI/O4, $\overline{\text{INT}}5$ (Note 5)	+32 to +35 (0020 <sub>16</sub> to 0023 <sub>16</sub> )	8	$\overline{\text{INT}}$ interrupt
SI/O3, $\overline{\text{INT}}4$ (Note 5)	+36 to +39 (0024 <sub>16</sub> to 0027 <sub>16</sub> )	9	Serial I/O
UART 2 bus collision detection (Note 6)	+40 to +43 (0028 <sub>16</sub> to 002B <sub>16</sub> )	10	Serial I/O
DMA0	+44 to +47 (002C <sub>16</sub> to 002F <sub>16</sub> )	11	DMAC
DMA1	+48 to +51 (0030 <sub>16</sub> to 0033 <sub>16</sub> )	12	
CAN0 state, error	+52 to +55 (0034 <sub>16</sub> to 0037 <sub>16</sub> )	13	CAN module
A/D, Key input interrupt (Note 7)	+56 to +59 (0038 <sub>16</sub> to 003B <sub>16</sub> )	14	A/D convertor, Key input interrupt
UART2 transmit, NACK2 (Note 8)	+60 to +63 (003C <sub>16</sub> to 003F <sub>16</sub> )	15	Serial I/O
UART2 receive, ACK2 (Note 8)	+64 to +67 (0040 <sub>16</sub> to 0043 <sub>16</sub> )	16	
UART0 transmit	+68 to +71 (0044 <sub>16</sub> to 0047 <sub>16</sub> )	17	
UART0 receive	+72 to +75 (0048 <sub>16</sub> to 004B <sub>16</sub> )	18	
UART1 transmit	+76 to +79 (004C <sub>16</sub> to 004F <sub>16</sub> )	19	
UART1 receive	+80 to +83 (0050 <sub>16</sub> to 0053 <sub>16</sub> )	20	
Timer A0	+84 to +87 (0054 <sub>16</sub> to 0057 <sub>16</sub> )	21	Timer
Timer A1	+88 to +91 (0058 <sub>16</sub> to 005B <sub>16</sub> )	22	
Timer A2	+92 to +95 (005C <sub>16</sub> to 005F <sub>16</sub> )	23	
Timer A3	+96 to +99 (0060 <sub>16</sub> to 0063 <sub>16</sub> )	24	
Timer A4	+100 to +103 (0064 <sub>16</sub> to 0067 <sub>16</sub> )	25	
Timer B0	+104 to +107 (0068 <sub>16</sub> to 006B <sub>16</sub> )	26	
Timer B1	+108 to +111 (006C <sub>16</sub> to 006F <sub>16</sub> )	27	
Timer B2	+112 to +115 (0070 <sub>16</sub> to 0073 <sub>16</sub> )	28	
$\overline{\text{INT}}0$	+116 to +119 (0074 <sub>16</sub> to 0077 <sub>16</sub> )	29	$\overline{\text{INT}}$ interrupt
$\overline{\text{INT}}1$	+120 to +123 (0078 <sub>16</sub> to 007B <sub>16</sub> )	30	
$\overline{\text{INT}}2$	+124 to +127 (007C <sub>16</sub> to 007F <sub>16</sub> )	31	
Software interrupt (Note 2)	+128 to +131 (0080 <sub>16</sub> to 0083 <sub>16</sub> ) to +252 to +255 (00FC <sub>16</sub> to 00FF <sub>16</sub> )	32 to 63	M16C/60, M16C/20 series software manual

Note 1: Address relative to address in INTB.

Note 2: These interrupts cannot be disabled using the I flag.

Note 3: Use the IFSR2A register's IFSR22 bit to select.

Note 4: Use the IFSR2A register's IFSR26 and IFSR27 bits to select.

Note 5: Use the IFSR register's IFSR6 and IFSR7 bits to select.

Note 6: Bus collision detection : During IEBus mode, this bus collision detection constitutes the cause of an interrupt.

During I<sup>2</sup>C bus mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.

Note 7: Use the IFSR2A register's IFSR21 bit to select.

Note 8: During I<sup>2</sup>C bus mode, NACK and ACK interrupts comprise the interrupt source.

### 9.3 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 9.3.1 shows the interrupt control registers.

Also, the following interrupts share a vector and an interrupt control register.

- $\overline{\text{INT4}}$  and SIO3
- $\overline{\text{INT5}}$  and SIO4
- A/D converter and Key input interrupt
- ICOC base timer and SCL/SDA
- ICOC interrupt 1 and I<sup>2</sup>C bus interface

An interrupt request is set by the IFSR6, IFSR7 bits in the IFSR register and the IFSR21, IFSR26 and IFSR27 bits in the IFSR2A register. Figure 9.3.2 shows the IFSR, IFSR2A registers.




Figure 9.3.1. Interrupt Control Registers




Figure 9.3.2. IFSR Register and IFSR2A Register



### 9.3.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to “1” (= enabled) enables the maskable interrupt. Setting the I flag to “0” (= disabled) disables all maskable interrupts.

### 9.3.2 IR Bit

The IR bit is set to “1” (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to “0” (= interrupt not requested).

The IR bit can be cleared to “0” in a program. Note that do not write “1” to this bit.

### 9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.


Table 1.11.3 shows the settings of interrupt priority levels and Table 1.11.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- I flag = “1”
- IR bit = “1”
- interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

**Table 9.3.3.1. Settings of Interrupt Priority Levels**

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	————
0012	Level 1	Low  High
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	

**Table 9.3.3.2. Interrupt Priority Levels Enabled by IPL**

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

### 9.4 Interrupt Sequence

An interrupt sequence (the device behavior from the instant an interrupt is accepted to the instant the interrupt routine is executed) is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 9.4.1 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 000016. Then it clears the IR bit for the corresponding interrupt to “0” (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU’s internal temporary register<sup>(Note)</sup>.
- (3) The I, D and U flags in the FLG register become as follows:
  - The I flag is cleared to “0” (interrupts disabled).
  - The D flag is cleared to “0” (single-step interrupt disabled).
  - The U flag is cleared to “0” (ISP selected).
 However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
- (4) The CPU’s internal temporary register <sup>(Note)</sup> is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.





Figure 9.4.1. Time Required for Executing Interrupt Sequence

**9.4.1 Interrupt Response Time**

Figure 9.4.1.1 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of the time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 9.4.1.1) and the time during which the interrupt sequence is executed ((b) in Figure 9.4.1.1).



**Figure 9.4.1.1. Interrupt response time**

**9.4.2 Variation of IPL when Interrupt Request is Accepted**

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 9.4.2.1 is set in the IPL. Shown in Table 9.4.2.1 are the IPL values of software and special interrupts when they are accepted.

**Table 9.4.2.1. IPL Level That is Set to IPL When A Software or Special Interrupt Is Accepted**

Interrupt sources	Level that is set to IPL
Watchdog timer, $\overline{\text{NMI}}$ , Oscillation stop and re-oscillation detection, voltage down detection	7
Software, address match, $\overline{\text{DBC}}$ , single-step	Not changed


### 9.4.3 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved.

Figure 9.4.3.1 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



**Figure 9.4.3.1. Stack Status Before and After Acceptance of Interrupt Request**

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP<sup>(Note)</sup>, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer <sup>(Note)</sup> is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 9.4.3.2 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 9.4.3.2. Operation of Saving Register

#### 9.4.4 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

### 9.5 Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 9.5.1 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 9.5.1. Hardware Interrupt Priority

#### 9.5.1 Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 9.5.1.1 shows the circuit that judges the interrupt priority level.




Figure 9.5.1.1. Interrupts Priority Select Circuit

## 9.6 $\overline{\text{INT}}$ Interrupt

$\overline{\text{INT}}_i$  interrupt ( $i=0$  to  $5$ ) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR register's IFSR $_i$  bit.

To use the  $\overline{\text{INT}}_4$  interrupt, set the IFSR register's IFSR $_6$  bit to "1" ( $=\overline{\text{INT}}_4$ ). To use the  $\overline{\text{INT}}_5$  interrupt, set the IFSR register's IFSR $_7$  bit to "1" ( $=\overline{\text{INT}}_5$ ).

After modifying the IFSR $_6$  or IFSR $_7$  bit, clear the corresponding IR bit to "0" (=interrupt not requested) before enabling the interrupt.

The  $\overline{\text{INT}}_5$  input has a digital debounce function for noise rejection. Refer to "**19.6 Digital Debounce function**" for details.

Figure 9.6.1 shows the IFSR registers.




Figure 9.6.1. IFSR Register

## 9.7 $\overline{\text{NMI}}$ Interrupt

An  $\overline{\text{NMI}}$  interrupt request is generated when input on the  $\overline{\text{NMI}}$  pin changes state from high to low, after the  $\overline{\text{NMI}}$  interrupt was enabled by writing a "1" to bit 4 of register PM2. The  $\overline{\text{NMI}}$  interrupt is a non-maskable interrupt, once it is enabled.

The input level of this  $\overline{\text{NMI}}$  interrupt input pin can be read by accessing the P8 register's P8\_5 bit.

$\overline{\text{NMI}}$  is disabled by default after reset (the pin is a GPIO pin, P85) and can be enabled using bit 4 of PM2 register. Once enabled, it can only be disabled by a reset signal.

The  $\overline{\text{NMI}}$  input has a digital debounce function for noise rejection. Refer to "**19.6 Digital Debounce function**" for details.



### 9.8 Key Input Interrupt

A key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10 register's PD10\_4 to PD10\_7 bits set to "0" (= input) goes low. Key input interrupts can be used for a key-on wakeup function to get the microcomputer to exit stop or wait modes. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 9.8.1 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10\_4 to PD10\_7 bits set to "0" (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 9.8.1. Key Input Interrupt

### 9.9 CAN0 Wake-up Interrupt

CAN0 wake-up interrupt occurs when a falling edge is input to CRx0. The CAN0 wake-up interrupt is enabled only when the PortEn bit = 1 (CTx/CRx function) and Sleep bit = 1 (Sleep mode enabled) in the COCTLR register. Figure 9.9.1 shows the block diagram of the CAN0 wake-up interrupt. Please note that the wake-up message will be lost.




Figure 9.9.1. CAN0 wake-up Interrupt Block Diagram

## 9.10 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 1). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers").

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 9.10.1 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Figure 9.10.1 shows the AIER, RMAD0 and RMAD1 registers.


**Table 9.10.1. Value of the PC that is saved to the stack area when an address match interrupt request is accepted.**

Instruction at the address indicated by the RMADi register	Value of the PC that is saved to the stack area
<ul style="list-style-type: none"> <li>• 16-bit op-code instruction</li> <li>• Instruction shown below among 8-bit operation code instructions</li> </ul> <pre> ADD.B:S  #IMM8,dest  SUB.B:S  #IMM8,dest  AND.B:S  #IMM8,dest OR.B:S   #IMM8,dest  MOV.B:S  #IMM8,dest  STZ.B:S  #IMM8,dest STNZ.B:S #IMM8,dest  STZX.B:S #IMM81,#IMM82,dest CMP.B:S  #IMM8,dest  PUSHM   src         POPM   dest JMPS    #IMM8      JSRS    #IMM8 MOV.B:S  #IMM,dest  (However, dest=A0 or A1)           </pre>	The address indicated by the RMADi register +2
Instructions other than the above	The address indicated by the RMADi register +1

Value of the PC that is saved to the stack area : Refer to "Saving Registers".

**Table 9.10.2. Relationship Between Address Match Interrupt Sources and Associated Registers**

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1



**Figure 9.10.1. AIER Register, RMAD0 and RMAD1 Registers**

## 10. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to "5.3 Watchdog Timer Reset" for the details of watchdog timer reset.

When the main clock source is selected for CPU clock, on-chip oscillator clock, PLL clock, the WDC register's the WDC7 bit value for prescaler can be chosen to be 16 or 128. If a sub-clock is selected for CPU clock, the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock source chosen for CPU clock, on-chip oscillator clock, PLL clock

$$\text{Watchdog timer period} = \frac{\text{Prescaler dividing (16 or 128) X Watchdog timer count (32768)}}{\text{CPU clock}}$$

With sub-clock chosen for CPU clock

$$\text{Watchdog timer period} = \frac{\text{Prescaler dividing (2) X Watchdog timer count (32768)}}{\text{CPU clock}}$$

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler = 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and when erase/program operation is executing in EW1 mode without erasesuspend required, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 10.1 shows the block diagram of the watchdog timer. Figure 10.2 shows the watchdog timer-related registers.

### 10.1 Count source protective mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM1 and PM2 registers).
- (2) Set the PM12 bit of PM1 register to "1" (reset when the watchdog timer underflows).
- (3) Set the PM22 bit of PM2 register to "1" (on-chip oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit of PRCR register to "0" (disable writes to PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to “1” results in the following conditions

- The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

$$\text{Watchdog timer period} = \frac{\text{Watchdog timer count (32768)}}{\text{on-chip oscillator clock}}$$

- The CM10 bit of CM1 register is disabled against write. (Writing a “1” has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode.




Figure 10.1. Watchdog Timer Block Diagram




Figure 10.2. WDC Register and WDTS Register

## 10.2 Cold start / Warm start

The WDC5 flag in the WDC register indicates the last reset by power on (cold start) or by reset signal (warm start).

The WDC5 flag is set "0" at power on, and is set "1" at writing any data to the WDC register. The flag is not set to "0" by the software reset and the input of reset signal. Figure 10.3 shows the operation of cold start / warm start.




Figure 10.3 Typical Operation of Cold start / Warm start

# 11. DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 11.1 shows the block diagram of the DMAC. Table 11.1 shows the DMAC specifications. Figures 11.2 to 11.4 show the DMAC-related registers.




Figure 11.1 DMAC Block Diagram

A DMA request is generated by a write to the DMiSL register (i = 0,1)'s DSR bit, as well as by an interrupt request which is generated by any function specified by the DMiSL register's DMS and DSEL3 to DSEL0 bits. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the interrupt control register's IR bit does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMiCON register's DMAE bit = "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".


**Table 11.1 DMAC Specifications**

Item		Specification
No. of channels		2 (cycle steal method)
Transfer memory space		<ul style="list-style-type: none"> <li>• From any address in the 1M bytes space to a fixed address</li> <li>• From a fixed address to any address in the 1M bytes space</li> <li>• From a fixed address to a fixed address</li> </ul>
Maximum No. of bytes transferred		128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note 1, Note 2)		Falling edge of $\overline{INT0}$ or $\overline{INT1}$ Both edge of $\overline{INT0}$ or $\overline{INT1}$ Timer A0 to timer A4 interrupt requests Timer B0 to timer B2 interrupt requests UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests A/D conversion interrupt requests Timer S(ICOC) requests Software triggers
Channel priority		DMA0 > DMA1 (DMA0 takes precedence)
Transfer unit		8 bits or 16 bits
Transfer address direction		forward or fixed (The source and destination addresses cannot both be in the forward direction.)
Transfer mode	Single transfer	Transfer is completed when the DMA <sub>i</sub> transfer counter (i = 0,1) underflows after reaching the terminal count.
	Repeat transfer	When the DMA <sub>i</sub> transfer counter underflows, it is reloaded with the value of the DMA <sub>i</sub> transfer counter reload register and a DMA transfer is continued with it.
DMA interrupt request generation timing		When the DMA <sub>i</sub> transfer counter underflowed
DMA startup		Data transfer is initiated each time a DMA request is generated when the DMA <sub>i</sub> CON register's DMAE bit = "1" (enabled).
DMA shutdown	Single transfer	<ul style="list-style-type: none"> <li>• When the DMAE bit is set to "0" (disabled)</li> <li>• After the DMA<sub>i</sub> transfer counter underflows</li> </ul>
	Repeat transfer	When the DMAE bit is set to "0" (disabled)
Reload timing for forward address pointer and transfer counter		When a data transfer is started after setting the DMAE bit to "1" (enabled), the forward address pointer is reloaded with the value of the SAR <sub>i</sub> or the DAR <sub>i</sub> pointer whichever is specified to be in the forward direction and the DMA <sub>i</sub> transfer counter is reloaded with the value of the DMA <sub>i</sub> transfer counter reload register.


## Notes:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
2. The selectable causes of DMA requests differ with each channel.
3. Make sure that no DMAC-related registers (addresses 0020<sub>16</sub> to 003F<sub>16</sub>) are accessed by the DMAC.





**Figure 11.2 DM0SL Register**



**Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Registers**




Figure 11.4 SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1 Registers

## 11.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. Furthermore, the bus cycle itself is extended by a software wait.

### 11.1.1 Effect of Source and Destination Addresses

If the transfer unit is 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit is 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

### 11.1.2 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

Figure 11.1.1 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units and when both the source address and destination address are an odd address ((2) in Figure 11.1.1), two source read bus cycles and two destination write bus cycles are required.




Figure 11.1.1 Transfer Cycles for Source Read

## 11.2. DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 11.2.1 shows the number of DMA transfer cycles. Table 11.2.2 shows the Coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

$$\text{No. of transfer cycles per transfer unit} = \text{No. of read cycles} \times j + \text{No. of write cycles} \times k$$

**Table 11.2.1 DMA Transfer Cycles**

Transfer unit	Access address	No. of read cycles	No. of write cycles
8-bit transfers (DMBIT= "1")	Even	1	1
	Odd	1	1
16-bit transfers (DMBIT= "0")	Even	1	1
	Odd	2	2

**Table 11.2.2 Coefficient j, k**

	Internal area			
	Internal ROM, RAM		SFR	
	No wait	With wait	1 wait (Note)	2 wait (Note)
j	1	2	2	3
k	1	2	2	3

Note : Depends on the set value of PM20 bit in PM2 register

### 11.3 DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register ( $i = 0, 1$ ) to “1” (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is “1” (forward) or the DARi register value when the DAD bit of DMiCON register is “1” (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to “1” again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

Step 1: Write “1” to the DMAE bit and DMAS bit in DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

### 11.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of DMiSL register ( $i = 0, 1$ ) on either channel. Table 11.4.1 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to “1” (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to “1” (enabled) when this occurred, the DMAS bit is set to “0” (DMA not requested) immediately before a data transfer starts. This bit cannot be set to “1” in a program (it can only be set to “0”).

The DMAS bit may be set to “1” when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to “0” after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is “1”, a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is “0” when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

**Table 11.4.1 Timing at Which the DMAS Bit Changes State**

DMA factor	DMAS bit of the DMiCON register	
	Timing at which the bit is set to “1”	Timing at which the bit is set to “0”
Software trigger	When the DSR bit of DMiSL register is set to “1”	<ul style="list-style-type: none"> <li>• Immediately before a data transfer starts</li> <li>• When set by writing “0” in a program</li> </ul>
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits of DMiSL register has its IR bit set to “1”	

### 11.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of CPU clock), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 11.5.1 shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 11.5.1, occurs more than one time, the DAMS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.




Figure 11.5.1 DMA Transfer by External Factors



# 12. Timers

Eight 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (three). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 12.1 and 12.2 show block diagrams of timer A and timer B configuration, respectively.




Figure 12.1. Timer A Configuration




Figure 12.2. Timer B Configuration

### 12.1 Timer A

Figure 12.1.1 shows a block diagram of the timer A. Figures 12.1.2 to 12.1.4 show registers related to the timer A.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAI<sub>MR</sub> register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count “0000<sub>16</sub>.”
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.




Figure 12.1.1. Timer A Block Diagram






Figure 12.1.2. TA0MR to TA4MR Registers



**Figure 12.1.3. TA0 to TA4 Registers, TABSR Register, and UDF Register**




**Figure 12.1.4. ONSF Register, TRGSR Register, and CPSRF Register**

### 12.1.1. Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 12.1.1.1). Figure 12.1.1.1 shows TAI<sub>i</sub>MR register in timer mode.

**Table 12.1.1.1. Specifications in Timer Mode**

Item	Specification
Count source	f <sub>1</sub> , f <sub>2</sub> , f <sub>8</sub> , f <sub>32</sub> , f <sub>C32</sub>
Count operation	<ul style="list-style-type: none"> <li>Down-count</li> <li>When the timer underflows, it reloads the reload register contents and continues counting</li> </ul>
Divide ratio	1/(n+1) n: set value of TAI register (i= 0 to 4) 0000 <sub>16</sub> to FFFF <sub>16</sub>
Count start condition	Set TAI <sub>S</sub> bit of TABSR register to "1" (= start counting)
Count stop condition	Set TAI <sub>S</sub> bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TAI <sub>i</sub> N pin function	I/O port or gate input
TAI <sub>i</sub> OUT pin function	I/O port or pulse output
Read from timer	Count value can be read by reading TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting and until the 1st count source is input after counting start Value written to TAI register is written to both reload register and counter</li> <li>When counting (after 1st count source input) Value written to TAI register is written to only reload register (Transferred to counter when reloaded next)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Gate function Counting can be started and stopped by an input signal to TAI<sub>i</sub>N pin</li> <li>Pulse output function Whenever the timer underflows, the output polarity of TAI<sub>i</sub>OUT pin is inverted. When not counting, the pin outputs a low.</li> </ul>




**Figure 12.1.1.1. Timer Ai Mode Register in Timer Mode**

### 12.1.2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 12.1.2.1 lists specifications in event counter mode (when not processing two-phase pulse signal). Table 12.1.2.2 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 12.1.2.1 shows TAI<sub>MR</sub> register in event counter mode (when not processing two-phase pulse signal). Figure 12.1.2.2 shows TA2<sub>MR</sub> to TA4<sub>MR</sub> registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

**Table 12.1.2.1. Specifications in Event Counter Mode (when not processing two-phase pulse signal)**



Item	Specification
Count source	<ul style="list-style-type: none"> <li>External signals input to TAI<sub>IN</sub> pin (i=0 to 4) (effective edge can be selected in program)</li> <li>Timer B2 overflows or underflows,</li> <li>timer A<sub>j</sub> (j=i-1, except j=4 if i=0) overflows or underflows,</li> <li>timer A<sub>k</sub> (k=i+1, except k=0 if i=4) overflows or underflows</li> </ul>
Count operation	<ul style="list-style-type: none"> <li>Up-count or down-count can be selected by external signal or program</li> <li>When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.</li> </ul>
Divided ratio	$1 / (FFFF_{16} - n + 1)$ for up-count $1 / (n + 1)$ for down-count    n : set value of TAI register    0000 <sub>16</sub> to FFFF <sub>16</sub>
Count start condition	Set TAI <sub>S</sub> bit of TABSR register to "1" (= start counting)
Count stop condition	Set TAI <sub>S</sub> bit to "0" (= stop counting)
Interrupt request generation timing	Timer overflow or underflow
TAI <sub>IN</sub> pin function	I/O port or count source input
TAI <sub>OUT</sub> pin function	I/O port, pulse output, or up/down-count select input
Read from timer	Count value can be read by reading TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting and until the 1st count source is input after counting start Value written to TAI register is written to both reload register and counter</li> <li>When counting (after 1st count source input) Value written to TAI register is written to only reload register (Transferred to counter when reloaded next)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it</li> <li>Pulse output function Whenever the timer underflows or underflows, the output polarity of TAI<sub>OUT</sub> pin is inverted . When not counting, the pin outputs a low.</li> </ul>



**Figure 12.1.2.1. TA<sub>i</sub>MR Register in Event Counter Mode (when not using two-phase pulse signal processing)**




Table 12.1.2.2. Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

Item	Specification
Count source	• Two-phase pulse signals input to TAIIN or TAIOUT pins (i = 2 to 4)
Count operation	• Up-count or down-count can be selected by two-phase pulse signal • When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.
Divide ratio	1/ (FFFF <sub>16</sub> - n + 1) for up-count 1/ (n + 1) for down-count     n : set value of TAI register     0000 <sub>16</sub> to FFFF <sub>16</sub>
Count start condition	Set TAI <sub>S</sub> bit of TABSR register to "1" (= start counting)
Count stop condition	Set TAI <sub>S</sub> bit to "0" (= stop counting)
Interrupt request generation timing	Timer overflow or underflow
TAIIN pin function	Two-phase pulse input
TAIOUT pin function	Two-phase pulse input
Read from timer	Count value can be read by reading timer A2, A3 or A4 register
Write to timer	• When not counting and until the 1st count source is input after counting start Value written to TAI register is written to both reload register and counter • When counting (after 1st count source input) Value written to TAI register is written to reload register (Transferred to counter when reloaded next)
Select function (Note)	<ul style="list-style-type: none"> <li>Normal processing operation (timer A2 and timer A3) The timer counts up rising edges or counts down falling edges on TAJIN pin when input signals on TAJOUT pin is "H".</li> </ul>  <ul style="list-style-type: none"> <li>Multiply-by-4 processing operation (timer A3 and timer A4) If the phase relationship is such that TAKIN(k=3, 4) pin goes "H" when the input signal on TAKOUT pin is "H", the timer counts up rising and falling edges on TAKOUT and TAKIN pins. If the phase relationship is such that TAKIN pin goes "L" when the input signal on TAKOUT pin is "H", the timer counts down rising and falling edges on TAKOUT and TAKIN pins.</li> </ul>  <ul style="list-style-type: none"> <li>Counter initialization by Z-phase input (timer A3) The timer count value is initialized to 0 by Z-phase input.</li> </ul>

## Notes:

- Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.



**Figure 12.1.2.2. TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)**

### 12.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to “0” by Z-phase (counter initialization) input during two-phase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the  $\overline{\text{INT2}}$  pin.

Counter initialization by Z-phase input is enabled by writing “0000<sub>16</sub>” to the TA3 register and setting the TAZIE bit in ONSF register to “1” (= Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit of INT2IC register. The Z-phase pulse width applied to the  $\overline{\text{INT2}}$  pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 12.1.2.1.1 shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 12.1.2.1.1. Two-phase Pulse (A phase and B phase) and the Z Phase

### 12.1.3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 12.1.3.1.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 12.1.3.1 shows the TAI<sub>MR</sub> register in one-shot timer mode.

**Table 12.1.3.1. Specifications in One-shot Timer Mode**

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	<ul style="list-style-type: none"> <li>Down-count</li> <li>When the counter reaches 0000<sub>16</sub>, it stops counting after reloading a new value</li> <li>If a trigger occurs when counting, the timer reloads a new count and restarts counting</li> </ul>
Divide ratio	1/n    n : set value of TAI register 0000 <sub>16</sub> to FFFF <sub>16</sub> However, the counter does not work if the divide-by-n value is set to 0000 <sub>16</sub> .
Count start condition	TAIS bit of TABSR register = "1" (start counting) and one of the following triggers occurs. <ul style="list-style-type: none"> <li>External trigger input from the TAI<sub>IN</sub> pin</li> <li>Timer B2 overflow or underflow, timer A<sub>j</sub> (j=i-1, except j=4 if i=0) overflow or underflow, timer A<sub>k</sub> (k=i+1, except k=0 if i=4) overflow or underflow</li> <li>The TAIOS bit of ONSF register is set to "1" (= timer starts)</li> </ul>
Count stop condition	<ul style="list-style-type: none"> <li>When the counter is reloaded after reaching "0000<sub>16</sub>"</li> <li>TAIS bit is set to "0" (= stop counting)</li> </ul>
Interrupt request generation timing	When the counter reaches "0000 <sub>16</sub> "
TAI <sub>IN</sub> pin function	I/O port or trigger input
TAI <sub>OUT</sub> pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting and until the 1st count source is input after counting start Value written to TAI register is written to both reload register and counter</li> <li>When counting (after 1st count source input) Value written to TAI register is written to only reload register (Transferred to counter when reloaded next)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Pulse output function The timer outputs a low when not counting and a high when counting.</li> </ul>




Figure 12.1.3.1. TA<sub>i</sub>MR Register in One-shot Timer Mode

### 12.1.4. Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 12.1.4.1). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 12.1.4.1 shows TAI<sub>MR</sub> register in pulse width modulation mode. Figures 12.1.4.2 and 12.1.4.3 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

**Table 12.1.4.1. Specifications in Pulse Width Modulation Mode**

Item	Specification
Count source	f <sub>1</sub> , f <sub>2</sub> , f <sub>8</sub> , f <sub>32</sub> , f <sub>C32</sub>
Count operation	<ul style="list-style-type: none"> <li>Down-count (operating as an 8-bit or a 16-bit pulse width modulator)</li> <li>The timer reloads a new value at a rising edge of PWM pulse and continues counting</li> <li>The timer is not affected by a trigger that occurs during counting</li> </ul>
16-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n / f_j</math> <math>n</math>: set value of TAI register (<math>i=0</math> to 4)</li> <li>Cycle time <math>(2^{16}-1) / f_j</math> fixed <math>f_j</math>: count source frequency (f<sub>1</sub>, f<sub>2</sub>, f<sub>8</sub>, f<sub>32</sub>, f<sub>C32</sub>)</li> </ul>
8-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n \times (m+1) / f_j</math> <math>n</math>: set value of TAI register high-order address</li> <li>Cycle time <math>(2^8-1) \times (m+1) / f_j</math> <math>m</math>: set value of TAI register low-order address</li> </ul>
Count start condition	<ul style="list-style-type: none"> <li>TAIS bit of TABSR register is set to "1" (= start counting)</li> <li>The TAIS bit = 1 and external trigger input from the TAI<sub>IN</sub> pin</li> <li>The TAIS bit = 1 and one of the following external triggers occurs</li> <li>Timer B2 overflow or underflow,</li> <li>timer A<sub>j</sub> (<math>j=i-1</math>, except <math>j=4</math> if <math>i=0</math>) overflow or underflow,</li> <li>timer A<sub>k</sub> (<math>k=i+1</math>, except <math>k=0</math> if <math>i=4</math>) overflow or underflow</li> </ul>
Count stop condition	TAIS bit is set to "0" (= stop counting)
Interrupt request generation timing	PWM pulse goes "L"
TAI <sub>IN</sub> pin function	I/O port or trigger input
TAI <sub>OUT</sub> pin function	Pulse output
Read from timer	An indeterminate value is read by reading TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting and until the 1st count source is input after counting start Value written to TAI register is written to both reload register and counter</li> <li>When counting (after 1st count source input) Value written to TAI register is written to only reload register (Transferred to counter when reloaded next)</li> </ul>




Figure 12.1.4.1. TAIiMR Register in Pulse Width Modulation Mode




Figure 12.1.4.2. Example of 16-bit Pulse Width Modulator Operation




Figure 12.1.4.3. Example of 8-bit Pulse Width Modulator Operation



### 12.2 Timer B

Figure 12.2.1 shows a block diagram of the timer B. Figures 12.2.2 and 12.2.3 show registers related to the timer B.

Timer B supports the following four modes. Use the TMOD1 and TMOD0 bits of TBiMR register (i = 0 to 2) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.
- A/D trigger mode: The timer counts only once before it reaches the minimum count "0000<sub>16</sub>"




Figure 12.2.1. Timer B Block Diagram




Figure 12.2.2. TB0MR to TB2MR Registers




Figure 12.2.3. TB0 to TB2 Registers, TABSR Register, CPSRF Register


### 12.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 12.2.1.1). Figure 12.2.1.1 shows TBiMR register in timer mode.

**Table 12.2.1.1 Specifications in Timer Mode**

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	<ul style="list-style-type: none"> <li>Down-count</li> <li>When the timer underflows, it reloads the reload register contents and continues counting</li> </ul>
Divide ratio	1/(n+1) n: set value of TBi register (i= 0 to 2) 0000 <sub>16</sub> to FFFF <sub>16</sub>
Count start condition	Set TBiS bit <sup>(Note)</sup> to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TBiIN pin function	I/O port
Read from timer	Count value can be read by reading TBi register
Write to timer	<ul style="list-style-type: none"> <li>When not counting and until the 1st count source is input after counting start Value written to TBi register is written to both reload register and counter</li> <li>When counting (after 1st count source input) Value written to TBi register is written to only reload register (Transferred to counter when reloaded next)</li> </ul>

Note : The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7.



**Figure 12.2.1.1 TBiMR Register in Timer Mode**

## 12.2.2 Event Counter Mode


In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 12.2.2.1). Figure 12.2.2.1 shows TBiMR register in event counter mode.

**Table 12.2.2.1 Specifications in Event Counter Mode**

Item	Specification
Count source	<ul style="list-style-type: none"> <li>External signals input to TBiIN pin (<math>i=0</math> to <math>2</math>) (effective edge can be selected in program)</li> <li>Timer B<math>j</math> overflow or underflow (<math>j=i-1</math>, except <math>j=2</math> if <math>i=0</math>)</li> </ul>
Count operation	<ul style="list-style-type: none"> <li>Down-count</li> <li>When the timer underflows, it reloads the reload register contents and continues counting</li> </ul>
Divide ratio	$1/(n+1)$ $n$ : set value of TBi register $0000_{16}$ to $FFFF_{16}$
Count start condition	Set TBiS bit <sup>1</sup> to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TBiIN pin function	Count source input
Read from timer	Count value can be read by reading TBi register
Write to timer	<ul style="list-style-type: none"> <li>When not counting and until the 1st count source is input after counting start Value written to TBi register is written to both reload register and counter</li> <li>When counting (after 1st count source input) Value written to TBi register is written to only reload register (Transferred to counter when reloaded next)</li> </ul>

Notes:

- The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7.



**Figure 12.2.2.1 TBiMR Register in Event Counter Mode**

### 12.2.3 Pulse Period and Pulse Width Measurement Mode


In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 12.2.3.1). Figure 12.2.3.1 shows TBiMR register in pulse period and pulse width measurement mode. Figure 12.2.3.2 shows the operation timing when measuring a pulse period. Figure 12.2.3.3 shows the operation timing when measuring a pulse width.

**Table 12.2.3.1 Specifications in Pulse Period and Pulse Width Measurement Mode**

Item	Specification
Count source	f1, f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>Up-count</li> <li>Counter value is transferred to reload register at an effective edge of measurement pulse. The counter value is set to "000016" to continue counting.</li> </ul>
Count start condition	Set TBiS (i=0 to 2) bit <sup>3</sup> to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	<ul style="list-style-type: none"> <li>When an effective edge of measurement pulse is input<sup>1</sup></li> <li>Timer overflow. When an overflow occurs, MR3 bit of TBiMR register is set to "1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no overflow) by writing to TBiMR register at the next count timing or later after MR3 bit was set to "1". At this time, make sure TBiS bit is set to "1" (start counting).</li> </ul>
TBiIN pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register <sup>2</sup>
Write to timer	Value written to TBi register is written to neither reload register nor counter

Notes:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.
2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.
3. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7.



**Figure 12.2.3.1 TBiMR Register in Pulse Period and Pulse Width Measurement Mode**




Figure 12.2.3.2 Operation timing when measuring a pulse period




Figure 12.2.3.3 Operation timing when measuring a pulse width

### 12.2.4 A/D Trigger Mode

A/D trigger mode is used as conversion start trigger for A/D converter in simultaneous sample sweep mode of A/D conversion or delayed trigger mode 0. This mode is used as conversion start trigger of A/D converter. A/D trigger mode is used in timer B0 and timer B1. In this mode, the timer is activated only by one trigger. A/D trigger mode is available only for timer B0 and timer B1. Figure 12.2.4.1 shows the TBiMR register in A/D trigger mode and figure 12.2.4.2 shows the TB2SC register.

**Table 12.2.4.1 Specifications in A/D Trigger Mode**

	Item	Specification
Count Source	f1, f2, f8, f32, and fc32	
Count Operation	<ul style="list-style-type: none"> <li>• Down count</li> <li>• When the timer underflows, reload register contents are reloaded before stopping counting</li> <li>• When a trigger is generated during the count operation, the count is not affected</li> </ul>	
Divide Ratio	1/(n+1)	n: Setting value of TBi register (i=0,1) 0000 <sub>16</sub> -FFFF <sub>16</sub>
Count Start Condition	<p>When the TBiS (i=0,1) bit in the TABSR register is "1"(count started), TBiEN (i=0,1) bit in TB2SC register is "1", and the following trigger is generated. (Selection based on TB2SEL bit of TB2SC register)</p> <ul style="list-style-type: none"> <li>• Timer B2 overflow or underflow</li> <li>• Underflow of Timer B2 interrupt generation frequency counter setting</li> </ul>	
Count Stop Condition	<ul style="list-style-type: none"> <li>• After the count value is 0000<sub>16</sub> and reload register contents are reloaded</li> <li>• Set the TBiS bit to "0"(count stopped)</li> </ul>	
Interrupt Request Generation Timing	Timer underflows (Note 1)	
TBiIN Pin Function	I/O port	
Read From Timer	Count value can be read by reading TBi register	
Write To Timer (Note 2)	<ul style="list-style-type: none"> <li>• When writing in the TBi register during count stopped. Value is written to both reload register and counter</li> <li>• When writing in the TBi register during count. Value is written to only reload register (Transferred to counter when reloaded next)</li> </ul>	

Note 1: A/D conversion is started by the timer underflow.

For details refer to **Section 14. A/D Converter**.

Note 2: When using in delayed trigger mode 0, set the larger value than the value of the timer B0 register of the timer B1 register.




Figure 12.2.4.1 TBiMR Register in Delayed Trigger Mode




Figure 12.2.4.2 TB2SC Register



## 12.3 Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 12.3.1 lists the specifications of the three-phase motor control timer function. Figure 12.3.1 shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on Figure 12.3.2 to Figure 12.3.8.

**Table 12.3.1. Three-phase Motor Control Timer Function Specifications**

Item	Specification
Three-phase waveform output pin	Six pins (U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$ )
Forced cutoff input (Note 1)	Input "L" to $\bar{SD}$ pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode) Timer A4: U- and $\bar{U}$ -phase waveform control Timer A1: V- and $\bar{V}$ -phase waveform control Timer A2: W- and $\bar{W}$ -phase waveform control Timer B2 (used in the timer mode) Carrier wave cycle control Dead timer timer (3 eight-bit timer and shared reload register) Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification Enable to output "H" or "L" for one cycle Enable to set positive-phase level and negative-phase level respectively
Carrier wave cycle	Triangular wave modulation: count source x (m+1) x 2 Sawtooth wave modulation: count source x (m+1) m: Setting value of TB2 register, 0 to 65535 Count source: f1, f2, f8, f32, fc32
Three-phase PWM output width	Triangular wave modulation: count source x n x 2 Sawtooth wave modulation: count source x n n: Setting value of TA4, TA1 and TA2 register (of TA4, TA41, TA1, TA11, TA2 and TA21 registers when setting the INV11 bit to "1"), 1 to 65535 Count source: f1, f2, f8, f32, fc32
Dead time active disable function	Count source x p, or no dead time p: Setting value of DTT register, 1 to 255 Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Enable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable function Positive and negative-phases concurrent active detect function
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle basis through 15 times carrier wave cycle-to-cycle basis

Note 1: When three phase motor control function is enabled (INV02=1) P85 becomes  $\bar{SD}$ . Do not use P85 for GPIO. If the  $\bar{SD}$  feature is not needed then P85/ $\bar{SD}$  must always be driven high.

When  $\bar{SD}$  is driven low, INV03 (three phase output control bit) is cleared, pins U(P80),  $\bar{U}$ (P81), V(P72),  $\bar{V}$ (P73), W(P74),  $\bar{W}$ (P75) pins go back to GPIO mode and are controlled by their corresponding Port Direction and Data registers. In addition if bit IVPRC1 is set to 1 when  $\bar{SD}$  is driven low pin P80, P81, P72, P73, P74, P75 tri-state regardless of when function (3 phase, GPIO, or UART) is assigned to them.

Related pins      P72/CLK2/TA1OUT/V/RXD1  
                      P73/CTS2/RTS2/TA1IN/ $\bar{V}$ /TXD1  
                      P74/TA2OUT/W  
                      P75/TA2IN/ $\bar{W}$   
                      P80/TA4OUT/U  
                      P81/TA4IN/ $\bar{U}$




Figure 12.3.1. Three-phase Motor Control Timer Functions Block Diagram




Figure 12.3.2. INVC0 Register




Figure 12.3.3. INVC1 Register

### Three-phase output buffer register(i=0,1) (Note)

	Symbol IDB0 IDB1	Address 034A <sub>16</sub> 034B <sub>16</sub>	When reset 3F <sub>16</sub> 3F <sub>16</sub>
Bit	Bit name	Function	RW
DUi	U phase output buffer i	Write the output level 0: Active level 1: Inactive level	RW
DUBi	$\bar{U}$ phase output buffer i		RW
DVi	V phase output buffer i	When read, these bits show the three-phase output shift register value.	RW
DVBi	$\bar{V}$ phase output buffer i		RW
DWi	W phase output buffer i		RW
DWB̄i	$\bar{W}$ phase output buffer i		RW
(b7-b6)	Nothing is assigned. When write, set to "0". When read, these contents are "0".		—

Note: The IDB0 and IDB1 register values are transferred to the three-phase shift register by a transfer trigger. The value written to the IDB0 register after a transfer trigger represents the output signal of each phase, and the next value written to the IDB1 register at the falling edge of the timer A1, A2 or A4 one-shot pulse represents the output signal of each phase.

### Dead time timer (Note 1, Note 2)

	Symbol DTT	Address 034C <sub>16</sub>	When reset ?? <sub>16</sub>
Function		Setting range	RW
Assuming the set value = n, upon a start trigger the timer starts counting the count source selected by the INV12 bit and stops after counting it n times. The positive or negative phase whichever is going from an inactive to an active level changes at the same time the dead time timer stops.		1 to 255	WO

Note 1: Use MOV instruction to write to this register.

Note 2: Effective when the INV15 bit is "0" (dead time timer enable). If the ONV15 bit is "1", the dead time timer is disabled and has no effect.

### Timer B2 interrupt occurrences frequency set counter

	Symbol ICTB2	Address 034D <sub>16</sub>	After reset X? <sub>16</sub>
Function		Setting range	RW
If the INV01 bit is i0i (ICTB2 counter counted every time timer B2 underflows), assuming the set value = n, a timer B2 interrupt is generated at every nth occurrence of a timer B2 underflow. If the INV01 bit is i1i (ICTB2 counter count timing selected by the INV00 bit), assuming the set value = n, a timer B2 interrupt is generated at every nth occurrence of a timer B2 underflow that meets the condition selected by the INV00 bit. (Note)		1 to 15	WO
Nothing is assigned. When write, set to "0". When read, its content is indeterminate.			—

Note : Use MOV instruction to write to this register.

If the INV01 bit = i1i, make sure the TB2S bit also = i0i (timer B2 count stopped) when writing to this register.

If the INV01 bit = i0i, although this register can be written even when the TB2S bit = i1i (timer B2 count start), do not write synchronously with a timer B2 underflow.

Figure 12.3.4. IDB0 Register, IDB1 Register, DTT Register, and ICTB2 Register




Figure 12.3.5. TA1, TA2, TA4, TA11, TA21 and TA41 Registers

Timer B2 special mode register (Note 1)

	Symbol TB2SC	Address 039E16	After reset X00000002
Bit symbol	Bit name	Function	RW
PWCON	Timer B2 Reload Timing Switch Bit (Note 2)	0 : Timer B2 underflow 1 : Timer A output at odd-numbered	RW
IVPCR1	Three-Phase Output Port $\overline{SD}$ Control Bit 1 (Note 3, 4, 7)	0 : Three-phase output forcible cutoff by $\overline{SD}$ pin input (high impedance) disabled 1 : Three-phase output forcible cutoff by $\overline{SD}$ pin input (high impedance) enabled	RW
TB0EN	Timer B0 Operation Mode Select Bit	0 : Other than A/D trigger mode 1 : A/D trigger mode (Note 5)	RW
TB1EN	Timer B1 Operation Mode Select Bit	0 : Other than A/D trigger mode 1 : A/D trigger mode (Note 5)	RW
TB2SEL	Trigger Select Bit (Note 6)	0 : TB2 interrupt 1 : Underflow of TB2 interrupt generation frequency setting counter [ICTB2]	RW
$\overline{\text{---}}$ (b6-b5)	Reserved bits	Must set to "0".	RW
$\overline{\text{---}}$ (b7)	Nothing is assigned. When write, set to "0". When read, its content is 0.		—

- Note 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enabled).
- Note 2. If the INV11 bit is "0" (three-phase mode 0) or the INV06 bit is "1" (triangular wave modulation mode), set this bit to "0" (timer B2 underflow).
- Note 3. When setting the IVPCR1 bit to "1" (three-phase output forcible cutoff by  $\overline{SD}$  pin input enabled), Set the PD8\_5 bit to "0" (= input mode).
- Note 4. Related pins are U(P8<sub>0</sub>),  $\overline{U}$ (P8<sub>1</sub>), V(P7<sub>2</sub>),  $\overline{V}$ (P7<sub>3</sub>), W(P7<sub>4</sub>),  $\overline{W}$ (P7<sub>5</sub>). After forcible cutoff, input "H" to the P8<sub>5</sub>/ $\overline{NMI}/\overline{SD}$  pin. Set the IVPCR1 bit to "0", and this forcible cutoff will be reset. If L is input to the P8<sub>5</sub>/ $\overline{NMI}/\overline{SD}$  pin, a three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is "0", the target pins changes to programmable I/O port. When the IVPCR1 bit is "1", the target pins changes to high-impedance state regardless of which functions of those pins are used.
- Note 5. When this bit is used in delayed trigger mode 0, set the TB0EN and TB1EN bits to "1"(A/D trigger mode)
- Note 6. When setting the TB2SEL bit to "1" (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), Set the INV02 bit to "1" (three-phase motor control timer function).
- Note 7. Refer to "19.6 Digital Debounce function" for the  $\overline{SD}$  input

The effect of P8<sub>5</sub>/ $\overline{NMI}/\overline{SD}$  pin input is below.

1.Case of INV03 = "1"(Three-phase motor control timer output enabled)

IVPCR1 bit	P8 <sub>5</sub> / $\overline{NMI}/\overline{SD}$ pin inputs (Note 3)	status of U/V/W pins	Remarks
"1" (Three-phase output forcible cutoff enable)	H	Three-phase PWM output	
	L(Note 1)	High impedance	Three-phase output forcible cutoff
"0" (Three-phase output forcible cutoff disable)	H	Three-phase PWM output	
	L(Note 1)	Input/output port(Note 2)	

Note 1: When "L" is input to the P8<sub>5</sub>/ $\overline{NMI}/\overline{SD}$  pin, INV03 bit changes in "0" at the same time.

Note 2: The value of the port register and the port direction register becomes effective.

Note 3: When  $\overline{SD}$  function isn't used, set to "0"(Input) in PD8<sub>5</sub> and pullup to "H" in P8<sub>5</sub>/ $\overline{NMI}/\overline{SD}$  pin from outside.

2.Case of INV03 = "0"(Three-phase motor control timer output disabled)

IVPCR1 bit	P8 <sub>5</sub> / $\overline{NMI}/\overline{SD}$ pin inputs	status of U/V/W pins	Remarks
"1" (Three-phase output forcible cutoff enable)	H	peripheral input/output or input/output port	
	L	High impedance	Three-phase output forcible cutoff(Note 1)
"0" (Three-phase output forcible cutoff disable)	H	peripheral input/output or input/output port	
	L	peripheral input/output or input/output port	

Note 1: The three-phase output forcible cutoff function becomes effective if the INPCR1 bit is "1" (three-phase output forcible cutoff function enable) even when INV03 bit is "0"(three-phase motor control timer output disable)

Figure 12.3.6. TB2SC Registers




Figure 12.3.7. TB2 Register, TRGSR Register, and TABSR Register






Figure 12.3.8. TA1MR, TA2MR, TA4MR, and TB2MR Registers

The three-phase motor control timer function is enabled by setting the INV02 bit of INVC0 register to "1". When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U,  $\bar{U}$ , V,  $\bar{V}$ , W and  $\bar{W}$ ). The dead time is controlled by a dedicated dead-time timer. Figure 12.3.9 shows the example of triangular modulation waveform, and Figure 12.3.10 shows the example of sawtooth modulation waveform.




Figure 12.3.9. Triangular Wave Modulation Operation




Figure 12.3.10. Sawtooth Wave Modulation Operation

### 12.3.1 Position-data-retain Function


This function is used to retain the position data synchronously with the three-phase waveform output. There are three position-data input pins for U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger") can be selected by the retain-trigger polarity select bit (bit 3 of the position-data-retain function control register, at address 034E16). This bit selects the retain trigger to be the falling edge of each positive phase, or the rising edge of each positive phase.

#### 12.3.1.1 Operation of the Position-data-retain Function

Figure 12.3.1.1.1 shows a usage example of the position-data-retain function (U phase) when the retain trigger is selected as the falling edge of the positive signal.


- (1) At the falling edge of the U-phase waveform output, the state at pin IDU is transferred to the U-phase position data retain bit ( bit2 at address 034E16 ).
- (2) Until the next falling edge of the Uphase waveform output, the above value is retained.



**Figure 12.3.1.1.1 Usage Example of Position-data-retain Function ( U phase )**

### 12.3.1.2 Position-data-retain Function Control Register

Figure 12.3.1.2.1 shows the structure of the position-data-retain function control register.



**Figure 12.3.1.2.1. Structure of Position-data-retain Function Control Register**

#### 12.3.1.2.1 W-phase Position Data Retain Bit (PDRW)

This bit is used to retain the input level at pin IDW.

#### 12.3.1.2.2 V-phase Position Data Retain Bit (PDRV)

This bit is used to retain the input level at pin IDV.

#### 12.3.1.2.3 U-phase Position Data Retain Bit (PDRU)

This bit is used to retain the input level at pin IDU.

#### 12.3.1.2.4 Retain-trigger Polarity Select Bit (PDRT)

This bit is used to select the trigger polarity to retain the position data.

When this bit = "0", the rising edge of each positive phase selected.

When this bit = "1", the falling edge of each positive phase selected.

### 12.3.2 Three-phase/Port Output Switch Function

When the INVC03 bit in the INVC0 register set to "1"(Timer output enabled for three-phase motor control) and setting the PFCi (i=0 to 5) in the PFCR register to "0"(I/O port), the three-phase PWM output pin (U,  $\bar{U}$ , V,  $\bar{V}$ , W and  $\bar{W}$ ) functions as I/O port. Each bit of the PFCi bits (i=0 to 5) is applicable for each one of three-phase PWM output pins. Figure 12.3.2.1 shows the example of three-phase/port output switch function. Figure 12.3.2.2 shows the PFCR register and the three-phase protect control register.




Figure 12.3.2.1. Usage Example of Three-phase/Port output switch function




Figure 12.3.2.2. PFCR Register, and TPRC Register

## 13. Timer S (Input Capture/Output Compare)

The Timer S (Input Capture/Output Compare : here after, Timer S is referred to as "IC/OC".) is a multi-functional I/O port for time measurement and waveform generation. Each channel of the IC/OC module provides the capability for time measurement, by input capture, and also provides the capability for waveform generation, by output comparison.

The IC/OC consists of one 16-bit base timer for free-running operation, as well as eight 16-bit registers for time measurement and waveform generation.

Table 13.1 lists functions and channels of the IC/OC.

**Table 13.1. IC/OC Functions and Channels**


Function	
Time measurement (Note 1)	8 channels
Digital filter	8 channels
Trigger input prescaler	2 channels
Trigger input gate	2 channels
Waveform generation (Note 1)	8 channels
Single-phase waveform output	Available
Phase-delayed waveform output	Available
Set/Reset waveform output	Available

Notes 1 : The time measurement function shares pins with the waveform generation function.

The time measurement function or waveform generation function can be selected for each channel.



Figure 13.1 shows the block diagram of the IC/OC.



Figures 13.1. IC/OC Block Diagram

Figures 13.2 to 13.11 show registers associated with the IC/OC base timer, the time measurement function, and the waveform generation function.







Figure 13.2. G1BT and G1BCR0 Registers




**Figure 13.3. G1DV Register**



**Figure 13.4. G1BCR1 Register**



**Figure 13.5. G1BTRR Register**



**Figure 13.6. G1TMCR0 to G1TMCR7 Registers, and G1TPR6 to G1TPR7 Registers**





Figure 13.7. G1TM0 to G1TM7 Registers, and G1POCR0 to G1POCR7 Registers



**Figure 13.8. G1PO0 to G1PO7 Registers**







Figure 13.9. G1FS and G1FE Registers



**Figure 13.10. G1IR Register**





Figure 13.11. G1IE0 and G1IE1 Registers

## 13.1 Base Timer

The base timer counts an internally generated count source with free-running.

Table 13.1.1 lists specifications of the base timer. Table 13.1.2 shows registers associated with the base timer. Figure 13.1.1 shows a block diagram of the base timer. Figure 13.1.2 shows an example of the base timer in counter increment mode. Figure 13.1.3 shows an example of the base timer in counter increment/decrement mode. Figure 13.1.4 shows an example of two-phase pulse signal processing mode.

**Table 13.1.1. Base Timer Specifications**

Item	Specification
Count source(fBT1)	$f_1$ or $f_2$ divided by $(n+1)$ , two pulse input divided by $(n+1)$ n: The DIV7 to DIV0 bits in the G1DV register determines. n=0 to 255 In $f_1$ and two pulse input when $n=0$ , a count source is not divided
Counting operation	The base timer increments the counter The base timer increments/decrements the counter (see the selectable function) Two-phase pulse processing (see the selectable function)
Count start condition	• The base timer starts counting when the BTS bit in the G1BCR1 register is set to "1"
Count stop condition	The BTS bit in the G1BCR1 register is set to "0" (base timer reset)
Base timer reset condition	(1) Value of the base timer matches value of the G1BTRR register (2) Value of the base timer matches value of G1PO0 register. (3) Apply a low-level signal ("L") to external interrupt pin, $\overline{\text{INT1}}$ pin
Value for base timer reset	"0000 <sub>16</sub> "
Interrupt request	The base timer interrupt request is asserted: (1) At bit 14 or bit 15 is overflow of the base timer (2) Base timer value matches the base timer reset register, and the base timer reset is enable (See Figure 13.1.1.)
Read from timer	• While the base timer is running, the G1BT register indicates a counter value • When the base timer is reset, a counter value is indeterminate
Write to timer	When a value is written while the base timer is running, the value written is counted first. No value can be written while the base timer is reset.
Selectable function	<ul style="list-style-type: none"> <li>Counter increment/decrement mode The base timer starts counting in increment mode until reaching the maximum count value. Then the base timer starts in decrement mode until reaching next 0000<sub>16</sub>. (See Figure 13.1.3.)</li> <li>Two-phase pulse processing mode. Two-phase pulses from P80 and P81 pins are counted (See Figure 13.1.4.)</li> </ul> <div style="text-align: center;">  <p>The timer increments a counter on all edges      The timer decrements a counter on all edges</p> </div>




Figure 13.1.1. Base Timer Block Diagram

Table 13.1.2. Base Timer Associated Register Settings (Time Measurement Function, Waveform Generation Function, Communication Function)

Register	Bit	Function
G1BCR0	BCK1 to BCK0	Select a count source
	RST4	Select base timer reset timing
	IT	Select the base timer overflow
G1BCR1	RST2 to RST1	Select base timer reset timing
	BTS	Used when starting the base timer
	UD1 to UD0	Select how to count
G1BT	-	Base timer value to read or to write
G1DV	-	Divide ratio of a count source

When setting the RST1 bit to "1" (base timer reset when base timer matches G1PO0), the following registers require to be setup.

G1POCR0	MOD1 to MOD0	Set to "002" (single-phase waveform output mode)
G1PO0	-	Set reset cycle
G1FS	FSC0	Set to "0" (waveform generation function)
G1FE	IFE0	Set to "1" (channel operation start)




Figure 13.1.2. Counter Increment Mode




Figure 13.1.3. Counter Increment/Decrement Mode






Figure 13.1.4. Base Timer Operation in Two-phase Pulse Signal Processing Mode

**13.1.1 Base Timer Reset Register**


The Base Timer Reset Register(G1BTRR) provides the capability to reset the Base Timer(BT) when the base timer count value matches the value stored in the G1BTRR. The G1BTRR is enabled by the RST4 reset cause select bit,G1BCR0(2). This function is identical in operation to the G1PO0 base timer reset that is enabled by RST1.The Base Timer Reset feature is included to allow all eight channels to be used for waveform generation while providing a base timer reset on match function. It is possible to simultaneously enable both RST1 and RST4, G1PO0 and G1BTRR base timer resets, although operation of both base timer reset on match functions may cause unexpected behavior. It is recommended that only one of RST1 or RST4 be enabled.



**Figure 13.1.1.1. Base Timer Reset operation by Base Timer Reset Register**



**Figure 13.1.1.2. Base Timer Reset operation by G1PO0 register**



Note1:INT1 Base Timer reset does not generate a Base Timer interrupt,INT1 may generate an interrupt if enabled.

**Figure 13.1.1.3. Base Timer Reset operation by INT1**



### 13.2 Interrupt Operation

The IC/OC interrupt contains several request causes. Figure 13.2.1 shows the IC/OC interrupt block diagram and Table 13.2.1 shows the IC/OC interrupt assignment.

When either the base timer reset request or base timer overflow request is generated, the IR bit (bit 3 in the BTIC register) corresponding to the IC/OC base timer interrupt is set to "1" (with an interrupt request). Also when an interrupt request of each eight channels (channel i) is generated, the bit i in the G1IR register is set to "1" (with an interrupt request). At this time, if the bit i in the G1IE0 register is "1" (IC/OC interrupt 0 request enabled), the IR bit (bit 3 in the ICOC0IC register) corresponding to the IC/OC interrupt 0 is set to "1" (with an interrupt request). And if the bit i in the G1IE1 register is "1" (IC/OC interrupt 1 request enabled), the IR bit (bit 3 in the ICOC1IC register) corresponding to the IC/OC interrupt 1 is set to "1" (with an interrupt request).

Additionally, because each bit in the G1IR register is not automatically set to "0" even if the interrupt is acknowledged, set to "0" using a program. If these bits are left "1", all IC/OC channel interrupt causes, which are generated after setting the IR bit to "1", will be disabled.




Figure 13.2.1. IC/OC Interrupt and DMA request generation

Table 13.2.1. Interrupt Assignment

Interrupt	Interrupt control register
IC/OC base timer interrupt	BTIC(0047 <sub>16</sub> )
IC/OC interrupt 0	ICOC0IC(0045 <sub>16</sub> )
IC/OC interrupt 1	ICOC0IC(0046 <sub>16</sub> )

### 13.3 DMA Support

Each of the interrupt sources - the eight IC/OC channel interrupts and the one Base Timer interrupt - are capable of generating a DMA request.

### 13.4 Time Measurement Function

Synchronizing with an external trigger input, the value of the base timer is stored into the G1TMj register (j=0 to 7). Table 13.4.1 shows specifications of the time measurement function. Table 13.4.2 shows register settings associated with the time measurement function. Figures 13.4.1 and 13.4.2 display operational timing of the time measurement function. Figure 13.4.3 shows operational timing of the prescaler function and the gate function.

**Table 13.4.1. Time Measurement Function Specifications**

Item	Specification
Measurement channel	Channels 0 to 7
Selecting trigger input polarity	Rising edge, falling edge, both edges of the INPC1j pin(Note 1)
Measurement start condition	The IFEj bit in the G1FE register should be set to "1" (channels j function enabled) when the FSCj bit (j=0 to 7) in the G1FS register is set to "1" (time measurement function selected).
Measurement stop condition	The IFEj bit should be set to "0" (channel j function disabled)
Time measurement timing	<ul style="list-style-type: none"> <li>•No prescaler : every input is a trigger</li> <li>•Prescaler (for channel 6 and channel 7) : every [G1TPRk (k=6,7) +1]<sup>th</sup> input is a trigger</li> </ul>
Interrupt request generation timing	The G1IRi bit (i=0 to 7) in the interrupt request register (See Figure 13.10) is set to "1" at time measurement timing
INPC1j pin function(Note 1)	Trigger input pin
Selectable function	<ul style="list-style-type: none"> <li>• Digital filter function The digital filter samples a trigger input level every f1 or f2 or fBT1 to pass pulses matching a trigger input level three times</li> <li>• Prescaler function (for channel 6 and channel 7) Trigger inputs are counted to perform time measurement whenever value of the G1TPRk(k=6,7) register + 1 trigger is input</li> <li>• Gate function (for channel 6 and channel 7) When a trigger input is inhibited with setting the GOC bit in the G1TMCRk (k=6,7) register to "1" (gate cleared by matching the G1POp register (p=4 when k=6, p=5 when k=7)) after time measurement by first trigger input, a trigger input is enabled to receive again by matching the base timer with the G1POp register</li> <li>• Digital Debounce function (for channel7) See section 13.6.2 and 17.6 for details</li> </ul>

Note1: The INPC10 to INPC17 pins


**Table 13.4.2. Register Settings Associated with the Time Measurement Function**

Register	Bit	Function
G1TMCRj	CTS1 to CTS0	Select time measurement trigger
	DF1 to DF0	Select the digital filter function
	GT, GOC, GSC	Select the gate function
	PR	Select the prescaler function
G1TPRk	-	Setting value of prescaler
G1FS	FSCj	Set to "1" (time measurement function)
G1FE	IFEj	Set to "1" (channel j function enabled)

$j = 0$  to  $7$     $k = 6, 7$

Bit configuration and function vary depending on which channel is used.

Registers associated with the time measurement function should be set after setting registers associated with the base time.

**Figure 13.4.1. Time Measurement Function (1)**




Figure 13.4.2. Time Measurement Function (2)




Figure 13.4.3. Prescaler Function and Gate Function

### 13.5 Waveform Generation Function

Waveforms are generated when value of the base timer matches G1POj register (j=0 to 7).

The waveform generation function has the following three modes :

- Single-phase waveform output mode
- Phase-delayed waveform output mode
- Set/Reset waveform output (SR waveform output) mode

Table 13.5.1 lists registers associated with the waveform generation function.

**Table 13.5.1. Registers Related to the Waveform Generation Function Settings**

Register	Bit	Function
G1POCRj	MOD1 to MOD0	Select output waveform mode
	IVL	Select default value
	RLD	Select G1POj register value reload timing
	INV	Select inverse output
G1POj	-	Select timing to output waveform inverted
G1FS	FSCj	Set to "0" (waveform generation function)
G1FE	IFEj	Set to "1" (enables function on channel j)

j = 0 to 7

Bit configuration and function vary depending on which channel is used.

Registers associated with the waveform generation function should be set after setting registers associated with the base time.

### 13.5.1 Single-Phase Waveform Output Mode


Output level of the OUTC1j pin is inverted when value of the base timer matches that of the G1POj register (j=0 to 7). The inverted output level is returned to a default output level when the base timer reaches "0000<sub>16</sub>". Table 13.5.1.1 lists specifications of single-phase waveform mode. Figure 13.5.1.1 lists an example of single-phase waveform mode operation.

**Table 13.5.1.1. Single-phase Waveform Output Mode Specifications**

Item	Specification
Output waveform	<ul style="list-style-type: none"> <li>• Free-running operation (the RST1, RST2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set to "0" (no reset))</li> <li>Cycle : <math>\frac{65536}{f_{BT1}}</math></li> <li>Default output level : <math>\frac{m}{f_{BT1}}</math></li> <li>Inverse level : <math>\frac{65536-m}{f_{BT1}}</math></li> <li>• The base timer is reset when its value matches that of either register (a) G1PO0 (enabled by setting bit RST1 to "1", and bits RST4 and RST2 to "0"), or (b) G1BTRR (enabled by setting bit RST4 to "1", and bits RST2 and RST1 to "0")</li> <li>Cycle : <math>\frac{n+2}{f_{BT1}}</math></li> <li>Default output level : <math>\frac{m}{f_{BT1}}</math></li> <li>Inverse level : <math>\frac{n+2-m}{f_{BT1}}</math></li> <li>m : setting value of the G1POj register (j=0 to 7), 0001<sub>16</sub> to FFFD<sub>16</sub> n : setting value of the G1PO0 register or the G1BTRR register, 0001<sub>16</sub> to FFFD<sub>16</sub></li> </ul>
Waveform output start condition	The IFEj bit in the G1FE register should be set to "1" (channel j function enabled)
Waveform output stop condition	The IFEj bit should be set to "0" (channel j function disabled)
Interrupt request	The G1IRj bit in the interrupt request register is set to "1" when value of the base timer matches one of the G1POj registers. (See Figure 13.10.)
OUTC1j pin(Note 1)	Pulse output
Selectable function	<ul style="list-style-type: none"> <li>• Default value set function : Output level is set when waveform output starts</li> <li>• Inverse output function : Waveform level is inverted to output waveform from the OUTC1j pin</li> </ul>

Note 1: The OUTC1<sub>0</sub> to OUTC1<sub>7</sub> pins .

(1) Free-running operation  
 (Bits RST4, RST2, and RST1 of the G1BCR0 and G1BCR1 registers are set to "0")




j=0 to 7  
 m : Setting value of the G1POj register  
 G1IRj bit : Bits in the G1IR register

The above applies to the following conditions.

- The IVL bit in the G1POCRj register is set to "0" (output "L" as an initial value) and the INV bit is set to "0" (no output inverted).
- Bits RST4, RST2, and RST1 of the G1BCR0 and G1BCR1 registers are set to "0" (no base timer reset), and the UD1 to UD0 bits are set to "002" (counter increment mode).

(2) The base timer is reset when its value matches that of either register  
 (a) G1PO0 (enabled by setting bit RST1 to "1", and bits RST4 and RST2 to "0"), or  
 (b) G1BTRR (enabled by setting bit RST4 to "1", and bits RST2 and RST1 to "0")



j=1 to 7  
 m : Setting value of the G1POk register  
 n : Setting value of either G1PO0 register or G1BTRR register  
 G1IRj bit : Bits in the G1IR register

The above applies to the following conditions.

- The IVL bit in the G1POCRj register is set to "0" (output "L" as an initial value) and the INV bit be set to "0" (no output inverted).
- The UD1 to UD0 bits are set to "002" (counter increment mode).

Figure 13.5.1.1. Single-phase Waveform Output Mode



### 13.5.2 Phase-Delayed Waveform Output Mode

Output level of the OUTC1j pin is inverted whenever the value of the base timer matches that of the G1POj register value (j=0 to 7). Table 13.5.2.1 lists specifications of phase-delayed waveform mode. Figure 13.5.2.1 lists an example of phase-delayed waveform mode operation.


**Table 13.5.2.1. Phase-delayed Waveform Output Mode Specifications**

Item	Specification
Output waveform	<ul style="list-style-type: none"> <li>Free-running operation (the RST1, RST2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set to "0" (no reset))</li> </ul> <p>Cycle : <math>\frac{65536 \times 2}{f_{BT1}}</math></p> <p>"H" and "L" width : <math>\frac{65536}{f_{BT1}}</math></p> <ul style="list-style-type: none"> <li>Setting bit RST1 to "1", and bits RST4 and RST2 to "0" enables the base timer to be reset when its value matches the G1PO0 register. Likewise, setting bit RST4 to "1", and bits RST2 and RST1 to "0" enables the base timer to be reset when its value matches the G1BTRR register.</li> </ul> <p>Cycle : <math>\frac{2(n+2)}{f_{BT1}}</math></p> <p>"H" and "L" width : <math>\frac{n+2}{f_{BT1}}</math></p> <p>n : setting value of either G1PO0 register or G1BTRR register, 0001<sub>16</sub> to FFFD<sub>16</sub></p>
Waveform output start condition(Note 1)	The IFEj bit in the G1FE register should be set to "1" (channel j function enabled)
Waveform output stop condition	The IFEj bit should be set to "0" (channel j function disabled)
Interrupt request	The G1IRj bit in the interrupt request register is set to "1" when value of the base timer matches one of the G1POj registers. (See Figure 13.10.)
OUTC1j pin(Note 2)	Pulse output
Selectable function	<ul style="list-style-type: none"> <li>Default value set function : Output level is set when waveform output starts</li> <li>Inverse output function : Waveform level is inverted to output waveform from the OUTC1j pin</li> </ul>

Note 1 : The FSCj bit in the G1FS register should be set to "0" (waveform generation function selected) in the channels shared by the time measurement function and waveform generation function.

Note 2 : The OUTC10 to OUTC17 pins.

(1) Free-running operation  
 (Bits RST4, RST2, and RST1 of the G1BCR0 and G1BCR1 registers are set to "0")




j=0 to 7  
 m : Setting value of the G1POj register  
 G1IRj bit : Bits in the G1IR register

The above applies to the following conditions.

- The IVL bit in the G1POCRj register is set to "0" (output "L" as an initial value). The INV bit is set to "0" (no output inverted).
- Bits RST4, RST2, and RST1 of the G1BCR0 and G1BCR1 registers are set to "0" (no base timer reset). The UD1 to UD0 bits are set to "002" (counter increment mode).

(2) Base timer is reset when its value matches that of either register (a) G1PO0 (enabled by setting bit RST1 to "1", and bits RST4 and RST2 to "0"), or (b) G1BTRR (enabled by setting bit RST4 to "1", and bits RST2 and RST1 to "0")



j=1 to 7  
 m : Setting value of the G1POj register      n : Setting value of either register G1PO0 or G1BTRR  
 G1IRj bit : Bits in the G1IR register

The above applies to the following conditions.

- The IVL bit in the G1POCRj register is set to "0" (output "L" as an initial value). The INV bit is set to "0" (no output inverted).
- The UD1 to UD0 bits are set to "002" (counter increment mode).

Figure 13.5.2.1. Phase-delayed Waveform Output Mode

### 13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode

Output level of the OUTC1j pin is inverted when the base timer value matches that of the G1POj register value (j=0, 2, 4, 6). It is returned to default output level when the base timer value matches that of the G1POk register (k=j+1). Table 13.5.3.1 lists specifications of SR waveform mode. Figure 13.5.3.1 lists an example of the SR waveform mode operation.

**Table 13.5.3.1. SR Waveform Output Mode Specifications**

Item	Specification
Output waveform	<ul style="list-style-type: none"> <li>Free-running operation (the RST1, RTS2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set to "0" (no reset)) Cycle : <math>\frac{65536}{f_{BT1}}</math> Inverse level(Note 1) : <math>\frac{m-n}{f_{BT1}}</math></li> <li>Setting bit RST1 to "1", and bits RST4 and RST2 to "0" enables the base timer to be reset when its value matches the G1PO0 register(Note 2). Likewise, setting bit RST4 to "1", and bits RST2 and RST1 to "0" enables the base timer to be reset when its value matches the G1BTRR register. Cycle : <math>\frac{p+2}{f_{BT1}}</math> Inverse level(Note 1) : <math>\frac{m-n}{f_{BT1}}</math> m : setting value of the G1POj register (j=0, 2, 4, 6 ) n : setting value of the G1POk register (k=j+1) p : setting value of either G1PO0 register or G1BTRR register all m, n, p: 0001<sub>16</sub> to FFFD<sub>16</sub></li> </ul>
Waveform output start condition(Note 3)	The IFEj bit in the G1FE register should be set to "1" (channel j function enabled)
Waveform output stop condition	The IFEj bit should be set to "0" (channel j function disabled)
Interrupt request	The G1IRj bit in the interrupt request register is set to "1" when value of the base timer matches one of the G1POj registers. The G1IRk bit in the interrupt request register is set to "1" when value of the base timer matches one of the G1POk registers (See Figure 13.10.)
OUTC1j pin(Note 3)	Pulse output
Selectable function	<ul style="list-style-type: none"> <li>Default value set function : Output level is set when waveform output starts</li> <li>Inverse output function : Waveform level is inverted to output waveform from the OUTC1j pin</li> </ul>


Note 1 : The waveform generation register of odd channel should have greater value than the one of even channel has.

Note 2 : When the G1PO0 register resets the base timer, the SR waveform generation function with channels 0 and 1 cannot be used.

Note 3 : The OUTC10, OUTC12, OUTC14, OUTC16 pins.

(1) Free-running operation

(The RST1 bit is set to "1", and both RST4 and RST2 bits are set to "0")




$j=0, 2, 4, 6 \quad k=j+1$   
 $m$  : Setting value of the G1POk register       $n$  : Setting value of the G1POj register  
 G1IRj, G1IRk bits: Bits in the G1IR register

The above applies to the following conditions.

- The IVL bit in the G1POCRj register is set to "0" (output "L" as an initial value). The INV bit is set to "0" (no output inverted).
- Bits RST4, RST2, and RST1 of the G1BCR0 and G1BCR1 registers are set to "0" (no base timer reset). The UD1 to UD0 bits are set to "00z" (counter increment mode).

(2) Base timer is reset when its value matches that of either register (a) G1PO0

(enabled by setting bit RST1 to "1", and bits RST4 and RST2 to "0"), or (b) G1BTRR (enabled by setting bit RST4 to "1", and bits RST2 and RST1 to "0")



$j=2, 4, 6 \quad k=j+1$   
 $m$  : Setting value of the G1POk register       $n$  : Setting value of the G1POj register  
 $p$  : Setting value of either register G1PO0 or G1BTRR  
 G1IRj, G1IRk bits: Bits in the G1IR register

The above applies to the following conditions.

- The IVL bit in the G1POCRj register is set to "0" (output "L" as an initial value). The INV bit is set to "0" (no output inverted).
- The UD1 to UD0 bits are set to "00z" (counter increment mode).

Figure 13.5.3.1. Set/Reset Waveform Output Mode

### 13.6 I/O Port Function Select

The M16C/29 will automatically configure the port package pins to be IC/OC inputs or outputs based on the values in the Function Enable (G1FE) and Function Select (G1FS) registers.

When using PWM S-R mode, two channels are enabled and selected as output, but only one output, the output corresponding to the even numbered channel, is generated.

The port package pin corresponding to the odd numbered channel is available for use as General Purpose Input / Output.

**Table 13.6.1. Pin setting for Time Measurement and Waveform Generation Functions**

Pin	IFE	FSC	MOD1	MOD0	Port Direction	Port Data
P27/INPC17/ OUTC17	0	X	X	X	Determined by PD27	P27
	1	1	X	X	Determined by PD27, Input to INPC17 is always active	P27 or INPC17
	1	0	0	0	Single-phase Waveform Output	OUTC17
	1	0	0	1	Determined by PD27, S-R PWM mode	P27
	1	0	1	0	Phase-delayed Waveform Output	OUTC17
P26/INPC16/ OUTC16	0	X	X	X	Determined by PD26	P26
	1	1	X	X	Determined by PD26, Input to INPC16 is always active	P26 or INPC16
	1	0	0	0	Single-phase Waveform Output	OUTC16
	1	0	0	1	SR Waveform Output	OUTC16
	1	0	1	0	Phase-delayed Waveform Output	OUTC16
P25/INPC15/ OUTC15	0	X	X	X	Determined by PD25	P25
	1	1	X	X	Determined by PD25, Input to INPC15 is always active	P25 or INPC15
	1	0	0	0	Single-phase Waveform Output	OUTC15
	1	0	0	1	Determined by PD25, S-R PWM mode	P25
	1	0	1	0	Phase-delayed Waveform Output	OUTC15
P24/INPC14/ OUTC14	0	X	X	X	Determined by PD24	P24
	1	1	X	X	Determined by PD24, Input to INPC14 is always active	P24 or INPC14
	1	0	0	0	Single-phase Waveform Output	OUTC14
	1	0	0	1	SR Waveform Output	OUTC14
	1	0	1	0	Phase-delayed Waveform Output	OUTC14
P23/INPC13/ OUTC13	0	X	X	X	Determined by PD23	P23
	1	1	X	X	Determined by PD23, Input to INPC13 is always active	P23 or INPC13
	1	0	0	0	Single-phase Waveform Output	OUTC13
	1	0	0	1	Determined by PD23, S-R PWM mode	P23
	1	0	1	0	Phase-delayed Waveform Output	OUTC13
P22/INPC12/ OUTC12	0	X	X	X	Determined by PD22	P22
	1	1	X	X	Determined by PD22, Input to INPC12 is always active	P22 or INPC12
	1	0	0	0	Single-phase Waveform Output	OUTC12
	1	0	0	1	SR Waveform Output	OUTC12
	1	0	1	0	Phase-delayed Waveform Output	OUTC12
P21/INPC11/ OUTC11	0	X	X	X	Determined by PD21	P21
	1	1	X	X	Determined by PD21, Input to INPC11 is always active	P21 or INPC11
	1	0	0	0	Single-phase Waveform Output	OUTC11
	1	0	0	1	Determined by PD21, S-R PWM mode	P21
	1	0	1	0	Phase-delayed Waveform Output	OUTC11
P20/INPC10/ OUTC10	0	X	X	X	Determined by PD20	P20
	1	1	X	X	Determined by PD20, Input to INPC10 is always active	P20 or INPC10
	1	0	0	0	Single-phase Waveform Output	OUTC10
	1	0	0	1	SR Waveform Output	OUTC10
	1	0	1	0	Phase-delayed Waveform Output	OUTC10

IFE: IFE<sub>j</sub> (j=0 to 7) bits in the G1FE register.

FSC: FSC<sub>j</sub> (j=0 to 7) bits in the G1FS register.

MOD2 to MOD1: Bits in the G1POCR<sub>j</sub> (j=0 to 7) register.

### 13.6.1 INPC17 Alternate Input Pin Selection

The input capture pin for IC/OC channel 7 can be assigned to one of two package pins.

Control bit, G1BCR0(6) CH7INSEL, Channel 7 input select, selects IC/OC INPC17 to come from P27/OUTC17/INPC17 or P17/ $\overline{\text{INT5}}$ /INPC17/IDU.

### 13.6.2 Digital Debounce Function for Pin P17/ $\overline{\text{INT5}}$ /INPC17

The  $\overline{\text{INT5}}$ /INPC17 input from the P17/ $\overline{\text{INT5}}$ /INPC17/IDU pin has an effective digital debounce function for a noise rejection. Refer to "17.6 Digital Debounce function" for this detail.

## 14. Serial I/O

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

SI/O4 is not in 64 pin version.

### 14.1. UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 14.1.1 shows the block diagram of UARTi. Figures 14.1.2 and 14.1.3 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I<sup>2</sup>C bus mode) : UART2
- Special mode 2 : UART2
- Special mode 3 (Bus collision detection function, IEBus mode) : UART2
- Special mode 4 (SIM mode) : UART2

Figures 14.1.4 to 14.1.9 show the UARTi-related registers.

Refer to tables listing each mode for register setting.




Figure 14.1.1. Block diagram of UARTi (i = 0 to 2)






Figure 14.1.2. Block diagram of UARTi (i = 0, 1) transmit/receive unit




Figure 14.1.3. Block diagram of UART2 transmit/receive unit




Figure 14.1.4. Serial I/O-related registers (1)

UARTi transmit/receive mode register (i=0, 1)

Bit symbol	Bit name	Function	RW
SMD0	Serial I/O mode select bit (Note 2)	<sup>b2 b1 b0</sup> 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long 1 1 0 : UART mode transfer data 9 bits long Must not be set except above	RW
SMD1			RW
SMD2			RW
CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note 1)	RW
STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
$\overline{\text{(b7)}}$	Reserve bit	Write to "0"	RW

Note 1: Set the corresponding port direction bit for each CLKi pin to "0" (input mode).  
 Note 2: To receive data, set the corresponding port direction bit for each RxDi pin to "0" (input mode).

UART2 transmit/receive mode register

Bit symbol	Bit name	Function	RW
SMD0	Serial I/O mode select bit (Note 2)	<sup>b2 b1 b0</sup> 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I <sup>2</sup> C bus mode (Note 3) 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long 1 1 0 : UART mode transfer data 9 bits long Must not be set except above	RW
SMD1			RW
SMD2			RW
CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note 1)	RW
STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
IOPOL	TxD, RxD I/O polarity reverse bit	0 : No reverse 1 : Reverse	RW

Note 1: Set the corresponding port direction bit for each CLK2 pin to "0" (input mode).  
 Note 2: To receive data, set the corresponding port direction bit for each RxD2 pin to "0" (input mode).  
 Note 3: Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode).

Figure 14.1.5. Serial I/O-related registers (2)





Figure 14.1.6. Serial I/O-related registers (3)



**Figure 14.1.7. Serial I/O-related registers (4)**





Figure 14.1.8. Serial I/O-related registers (5)

## UART2 special mode register 3


Symbol  
U2SMR3Address  
0375<sub>16</sub>After reset  
000X0X0X<sub>2</sub>

Bit symbol	Bit name	Function	RW
— (b0)	Nothing is assigned. When write, set "0". When read, its content is indeterminate.		—
CKPH	Clock phase set bit	0 : Without clock delay 1 : With clock delay	RW
— (b2)	Nothing is assigned. When write, set "0". When read, its content is indeterminate.		—
NODC	Clock output select bit	0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output	RW
— (b4)	Nothing is assigned. When write, set "0". When read, its content is indeterminate.		—
DL0	SDA digital delay setup bit (Note 1, Note 2)	b7 b6 b5 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source 0 1 0 : 2 to 3 cycles of UiBRG count source 0 1 1 : 3 to 4 cycles of UiBRG count source 1 0 0 : 4 to 5 cycles of UiBRG count source 1 0 1 : 5 to 6 cycles of UiBRG count source 1 1 0 : 6 to 7 cycles of UiBRG count source 1 1 1 : 7 to 8 cycles of UiBRG count source	RW
DL1			RW
DL2			RW

Note 1 : The DL2 to DL0 bits are used to generate a delay in SDAi output by digital means during I<sup>2</sup>C mode. In other than I<sup>2</sup>C mode, set these bits to "0002" (no delay).

Note 2 : The amount of delay varies with the load on SCL2 and SDA2 pins. Also, when using an external clock, the amount of delay increases by about 100 ns.

## UART2 special mode register 4

Symbol  
U2SMR4Address  
0374<sub>16</sub>After reset  
00<sub>16</sub>

Bit symbol	Bit name	Function	RW
STAREQ	Start condition generate bit (Note)	0 : Clear 1 : Start	RW
RSTAREQ	Restart condition generate bit (Note)	0 : Clear 1 : Start	RW
STPREQ	Stop condition generate bit (Note)	0 : Clear 1 : Start	RW
STSPSEL	SCL,SDA output select bit	0 : Start and stop conditions not output 1 : Start and stop conditions output	RW
ACKD	ACK data bit	0 : ACK 1 : NACK	RW
ACKC	ACK data output enable bit	0 : Serial I/O data output 1 : ACK data output	RW
SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	RW
SWC9	SCL wait bit 3	0 : SCL "L" hold disabled 1 : SCL "L" hold enabled	RW

Note: Set to "0" when each condition is generated.

Figure 14.1.9. Serial I/O-related registers (6)



### 14.1.1. Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 14.1.1.1 lists the specifications of the clock synchronous serial I/O mode. Table 14.1.1.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

**Table 14.1.1.1. Clock Synchronous Serial I/O Mode Specifications**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>Transfer data length: 8 bits</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : <math>f_j / 2^{(n+1)}</math>  <math>f_j = f_{1SIO}, f_{2SIO}, f_{8SIO}, f_{32SIO}</math>. n: Setting value of UiBRG register 0016 to FF16</li> <li>CKDIR bit = "1" (external clock) : Input from CLKi pin</li> </ul>
Transmission, reception control	<ul style="list-style-type: none"> <li>Selectable from <math>\overline{CTS}</math> function, <math>\overline{RTS}</math> function or <math>\overline{CTS}/\overline{RTS}</math> function disable</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>Before transmission can start, the following requirements must be met (Note 1) <ul style="list-style-type: none"> <li>The TE bit of UiC1 register= 1 (transmission enabled)</li> <li>The TI bit of UiC1 register = 0 (data present in UiTB register)</li> <li>If <math>\overline{CTS}</math> function is selected, input on the <math>\overline{CTS}_i</math> pin = "L"</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>Before reception can start, the following requirements must be met (Note 1) <ul style="list-style-type: none"> <li>The RE bit of UiC1 register= 1 (reception enabled)</li> <li>The TE bit of UiC1 register= 1 (transmission enabled)</li> <li>The TI bit of UiC1 register= 0 (data present in the UiTB register)</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>For transmission, one of the following conditions can be selected <ul style="list-style-type: none"> <li>The UiIRS bit (Note 3) = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission)</li> <li>The UiIRS bit = 1 (transfer completed): when the serial I/O finished sending data from the UARTi transmit register</li> </ul> </li> <li>For reception <ul style="list-style-type: none"> <li>When transferring data from the UARTi receive register to the UiRB register (at completion of reception)</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>Overrun error (Note 2) <ul style="list-style-type: none"> <li>This error occurs if the serial I/O started receiving the next data before reading the UiRB register and received the 7th bit of the next data</li> </ul> </li> </ul>
Select function	<ul style="list-style-type: none"> <li>CLK polarity selection <ul style="list-style-type: none"> <li>Transfer data input/output can be chosen to occur synchronously with the rising or the falling edge of the transfer clock</li> </ul> </li> <li>LSB first, MSB first selection <ul style="list-style-type: none"> <li>Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected</li> </ul> </li> <li>Continuous receive mode selection <ul style="list-style-type: none"> <li>Reception is enabled immediately by reading the UiRB register</li> </ul> </li> <li>Switching serial data logic (UART2) <ul style="list-style-type: none"> <li>This function reverses the logic value of the transmit/receive data</li> </ul> </li> <li>Transfer clock output from multiple pins selection (UART1) <ul style="list-style-type: none"> <li>The output pin can be selected in a program from two UART1 transfer clock pins that have been set</li> </ul> </li> <li>Separate <math>\overline{CTS}/\overline{RTS}</math> pins (UART0) <ul style="list-style-type: none"> <li><math>\overline{CTS}_0</math> and <math>\overline{RTS}_0</math> are input/output from separate pins</li> </ul> </li> </ul>

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.

Note 3: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

**Table 14.1.1. 2. Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode**

Register	Bit	Function
UiTB(Note3)	0 to 7	Set transmission data
UiRB(Note3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR(Note3)	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
	IOPOL(i=2)(Note 4)	Set to "0"
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function
	NCH	Select TxDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to "1" to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt
	U2RRM (Note 1)	Set this bit to "1" to use UART2 continuous receive mode
	U2LCH(Note 3)	Set this bit to "1" to use UART2 inverted data logic
	U2ERE(Note 3)	Set to "0"
U2SMR	0 to 7	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 2	Set to "0"
	NODC	Select clock output mode
	4 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins
	RCSP	Set this bit to "1" to accept as input the UART0 $\overline{CTS}_0$ signal from the P64 pin
	7	Set to "0"

Note 1: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Note 3: Set the U0C1 and U1C1 register bit 6 and bit 7 to "0".

Note 4: Set the U0MR and U1MR register bit 7 to "0".

i=0 to 2

Table 14.1.1.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 14.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 14.1.1.4 lists the P64 pin functions during clock synchronous serial I/O mode.

Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an “H”. (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

**Table 14.1.1.3. Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)**

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input/output port when performing transmission only)
CLKi (P61, P65, P72)	Transfer clock output	UiMR register's CKDIR bit=0
	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0
CTS $\bar$ i/RTSi (P60, P64, P73)	CTS $\bar$ input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1
	I/O port	UiC0 register's CRD bit=1

**Table 14.1.1.4. P64 Pin Functions**

Pin function	Bit set value					
	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1	—	0	0	—	Input: 0, Output: 1
CTS $\bar$ 1	0	0	0	0	—	0
RTS1	0	1	0	0	—	—
CTS0(Note1)	0	0	1	0	—	0
CLKS1	—	—	—	1(Note 2)	1	—

Note 1: In addition to this, set the U0C0 register's CRD bit to “0” (CTS0/RTS0 enabled) and the U0C0 register's CRS bit to “1” (RTS0 selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:

- High if the U1C0 register's CLKPOL bit = 0
- Low if the U1C0 register's CLKPOL bit = 1





Figure 14.1.1.1. Typical transmit/receive timings in clock synchronous serial I/O mode

**14.1.1.1 CLK Polarity Select Function**


Use the UiC0 register (i = 0 to 2)'s CKPOL bit to select the transfer clock polarity. Figure 14.1.1.1 shows the polarity of the transfer clock.



**Figure 14.1.1.1.1. Polarity of transfer clock**

**14.1.1.2 LSB First/MSB First Select Function**

Use the UiC0 register (i = 0 to 2)'s UFORM bit to select the transfer format. Figure 14.1.1.2.1 shows the transfer format.



**Figure 14.1.1.2.1 Transfer format**

### 14.1.1.3 Continuous receive mode

When the UiRRM bit ( $i = 0$  to  $2$ ) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 5.

### 14.1.1.4 Serial data logic switch function (UART2)

When the U2C1 register's U2LCH bit = 1 (reverse), the data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. Figure 14.1.1.4.1 shows serial data logic.




Figure 14.1.1.4.1. Serial data logic switch timing

### 14.1.1.5 Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 14.1.1.5.1.) The multiple pins function is valid only when the internal clock is selected for UART1.




Figure 14.1.1.5.1 Transfer Clock Output From Multiple Pins

#### 14.1.1.6 $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function (UART0)

This function separates  $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ , outputs  $\overline{\text{RTS}}_0$  from the P60 pin, and accepts as input the  $\overline{\text{CTS}}_0$  from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0  $\overline{\text{CTS}}/\overline{\text{RTS}}$ )
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1  $\overline{\text{CTS}}/\overline{\text{RTS}}$ )
- U1C0 register's CRS bit = 0 (inputs UART1  $\overline{\text{CTS}}$ )
- UCON register's RCSP bit = 1 (inputs  $\overline{\text{CTS}}_0$  from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the  $\overline{\text{CTS}}/\overline{\text{RTS}}$  separate function, UART1  $\overline{\text{CTS}}/\overline{\text{RTS}}$  separate function cannot be used.




Figure 14.1.1.6.1. CTS/RTS separate function usage

### 14.1.2. Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 14.1.2.1 lists the specifications of the UART mode.

**Table 14.1.2.1. UART Mode Specifications**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Character bit (transfer data): Selectable from 7, 8 or 9 bits</li> <li>• Start bit: 1 bit</li> <li>• Parity bit: Selectable from odd, even, or none</li> <li>• Stop bit: Selectable from 1 or 2 bits</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• UiMR(i=0 to 2) register's CKDIR bit = 0 (internal clock) : <math>f_j / 16(n+1)</math>  <math>f_j = f_{1SIO}, f_{2SIO}, f_{8SIO}, f_{32SIO}</math>. n: Setting value of UiBRG register 00<sub>16</sub> to FF<sub>16</sub></li> <li>• CKDIR bit = "1" (external clock) : <math>f_{EXT}/16(n+1)</math>  <math>f_{EXT}</math>: Input from CLKi pin. n: Setting value of UiBRG register 00<sub>16</sub> to FF<sub>16</sub></li> </ul>
Transmission, reception control	<ul style="list-style-type: none"> <li>• Selectable from CTS function, RTS function or CTS/RTS function disable</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>• Before transmission can start, the following requirements must be met <ul style="list-style-type: none"> <li>– The TE bit of UiC1 register= 1 (transmission enabled)</li> <li>– The TI bit of UiC1 register = 0 (data present in UiTB register)</li> <li>– If <math>\overline{CTS}</math> function is selected, input on the <math>\overline{CTS}_i</math> pin = "L"</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>• Before reception can start, the following requirements must be met <ul style="list-style-type: none"> <li>– The RE bit of UiC1 register= 1 (reception enabled)</li> <li>– Start bit detection</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• For transmission, one of the following conditions can be selected <ul style="list-style-type: none"> <li>– The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission)</li> <li>– The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from the UARTi transmit register</li> </ul> </li> <li>• For reception <ul style="list-style-type: none"> <li>When transferring data from the UARTi receive register to the UiRB register (at completion of reception)</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error (Note 1)  This error occurs if the serial I/O started receiving the next data before reading the UiRB register and received the bit one before the last stop bit of the next data</li> <li>• Framing error  This error occurs when the number of stop bits set is not detected</li> <li>• Parity error  This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1's set</li> <li>• Error sum flag  This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered</li> </ul>
Select function	<ul style="list-style-type: none"> <li>• LSB first, MSB first selection  Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected</li> <li>• Serial data logic switch (UART2)  This function reverses the logic of the transmit/receive data. The start and stop bits are not reversed.</li> <li>• Tx/D, Rx/D I/O polarity switch (UART2)  This function reverses the polarities of the Tx/D pin output and Rx/D pin input. The logic levels of all I/O data is reversed.</li> <li>• Separate <math>\overline{CTS}</math>/<math>\overline{RTS}</math> pins (UART0)  <math>\overline{CTS}_0</math> and <math>\overline{RTS}_0</math> are input/output from separate pins</li> </ul>

Note 1: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.

Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.



**Table 14.1.2.2. Registers to Be Used and Settings in UART Mode**

Register	Bit	Function
UiTB	0 to 8	Set transmission data (Note 1)
UiRB	0 to 8	Reception data can be read (Note 1)
	OER,FER,PER,SUM	Error flag
UiBRG	0 to 7	Set a transfer rate
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long Set these bits to '1012' when transfer data is 8 bits long Set these bits to '1102' when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
	IOPOL(i=2)(Note 4)	Select the TxD/RxD input/output polarity
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	CRS	Select $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ function
	NCH	Select TxDi pin output mode
	CKPOL	Set to "0"
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this bit to "0" when transfer data is 7 or 9 bits long.
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt
	U2RRM (Note 2)	Set to "0"
	UiLCH (Note 3)	Set this bit to "1" to use UART2 inverted data logic
	UiERE (Note 3)	Set to "0"
U2SMR	0 to 7	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1	Set to "0"
	RCSP	Set this bit to "1" to accept as input the UART0 $\overline{\text{CTS}}$ signal from the P64 pin
	7	Set to "0"

Note 1: The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Note 3: Set the U0C1 and U1C1 registers bit 6 to bit 7 to "0".

Note 4: Set the U0MR and U1MR registers bit 7 to "0".

i=0 to 2

Table 14.1.2.3 lists the functions of the input/output pins during UART mode. Table 14.1.2.4 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an “H”. (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

**Table 14.1.2.3. I/O Pin Functions in UART mode**

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs "H" when performing reception only)
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input/output port when performing transmission only)
CLKi (P61, P65, P72)	Input/output port	UiMR register's CKDIR bit=0
	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0
$\overline{\text{CTS}}_i/\text{RTS}_i$ (P60, P64, P73)	$\overline{\text{CTS}}$ input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1
	Input/output port	UiC0 register's CRD bit=1

**Table 14.1.2.4. P64 Pin Functions in UART mode**

Pin function	Bit set value				
	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P64	1	—	0	0	Input: 0, Output: 1
$\overline{\text{CTS}}_1$	0	0	0	0	0
$\text{RTS}_1$	0	1	0	0	—
$\overline{\text{CTS}}_0$ (Note)	0	0	1	0	0

Note: In addition to this, set the U0C0 register's CRD bit to “0” ( $\overline{\text{CTS}}_0/\text{RTS}_0$  enabled) and the U0C0 register's CRS bit to “1” ( $\text{RTS}_0$  selected).




Figure 14.1.2.1. Typical transmit timing in UART mode (UART0, UART1)




Figure 14.1.2.2. Receive Operation

### 14.1.2.1. LSB First/MSB First Select Function

As shown in Figure 14.1.2.1.1, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8 bits long.




Figure 14.1.2.1.1. Transfer Format

### 14.1.2.2. Serial Data Logic Switching Function (UART2)

The data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. Figure 14.1.2.2.1 shows serial data logic.




Figure 14.1.2.2.1. Serial Data Logic Switching

### 14.1.2.3. TxD and RxD I/O Polarity Inverse Function (UART2)

This function inverts the polarities of the TxD2 pin output and RxD2 pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inverted. Figure 14.1.2.3.1 shows the TxD pin output and RxD pin input polarity inverse.




Figure 14.1.2.3.1. TxD and RxD I/O Polarity Inverse

#### 14.1.2.4. $\overline{\text{CTS}}/\overline{\text{RTS}}$ Separate Function (UART0)

This function separates  $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ , outputs  $\overline{\text{RTS}}_0$  from the P60 pin, and accepts as input the  $\overline{\text{CTS}}_0$  from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0  $\overline{\text{CTS}}/\overline{\text{RTS}}$ )
- U0C0 register's CRS bit = 1 (outputs UART0  $\overline{\text{RTS}}$ )
- U1C0 register's CRD bit = 0 (enables UART1  $\overline{\text{CTS}}/\overline{\text{RTS}}$ )
- U1C0 register's CRS bit = 0 (inputs UART1  $\overline{\text{CTS}}$ )
- UCON register's RCSP bit = 1 (inputs  $\overline{\text{CTS}}_0$  from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the  $\overline{\text{CTS}}/\overline{\text{RTS}}$  separate function, UART1  $\overline{\text{CTS}}/\overline{\text{RTS}}$  separate function cannot be used.




Figure 1.19.6.  $\overline{\text{CTS}}/\overline{\text{RTS}}$  Separate Function

### 14.1.3 Special Mode 1 (I<sup>2</sup>C bus mode)(UART2)

I<sup>2</sup>C bus mode is provided for use as a simplified I<sup>2</sup>C bus interface compatible mode. Table 14.1.3.1 lists the specifications of the I<sup>2</sup>C bus mode. Table 14.1.3.2 and 14.1.3.3 list the registers used in the I<sup>2</sup>C bus mode and the register values set. Table 14.1.3.4 lists the I<sup>2</sup>C bus mode functions. Figure 14.1.3.1 shows the block diagram for I<sup>2</sup>C bus mode. Figure 14.1.3.2 shows SCL2 timing.

As shown in Table 14.1.3.2, the microcomputer is placed in I<sup>2</sup>C bus mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDA2 transmit output has a delay circuit attached, SDA output does not change state until SCL2 goes low and remains stably low.

**Table 14.1.3.1. I<sup>2</sup>C bus Mode Specifications**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>Transfer data length: 8 bits</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>During master               <ul style="list-style-type: none"> <li>U2MR register's CKDIR bit = "0" (internal clock) : <math>f_j / 2^{(n+1)}</math></li> <li><math>f_j = f_{1SIO}, f_{2SIO}, f_{8SIO}, f_{32SIO}</math>. n: Setting value of U2BRG register 00<sub>16</sub> to FF<sub>16</sub></li> </ul> </li> <li>During slave               <ul style="list-style-type: none"> <li>CKDIR bit = "1" (external clock) : Input from SCL pin</li> </ul> </li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>Before transmission can start, the following requirements must be met (Note 1)               <ul style="list-style-type: none"> <li>The TE bit of U2C1 register = 1 (transmission enabled)</li> <li>The TI bit of U2C1 register = 0 (data present in U2TB register)</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>Before reception can start, the following requirements must be met (Note 1)               <ul style="list-style-type: none"> <li>The RE bit of U2C1 register = 1 (reception enabled)</li> <li>The TE bit of U2C1 register = 1 (transmission enabled)</li> <li>The TI bit of U2C1 register = 0 (data present in the UiTB register)</li> </ul> </li> </ul>
Interrupt request generation timing	When start or stop condition is detected, acknowledge undetected, and acknowledge detected
Error detection	<ul style="list-style-type: none"> <li>Overrun error (Note 2)               <ul style="list-style-type: none"> <li>This error occurs if the serial I/O started receiving the next data before reading the U2RB register and received the 8th bit of the next data</li> </ul> </li> </ul>
Select function	<ul style="list-style-type: none"> <li>Arbitration lost               <ul style="list-style-type: none"> <li>Timing at which the U2RB register's ABT bit is updated can be selected</li> </ul> </li> <li>SDA digital delay               <ul style="list-style-type: none"> <li>No digital delay or a delay of 2 to 8 U2BRG count source clock cycles selectable</li> </ul> </li> <li>Clock phase setting               <ul style="list-style-type: none"> <li>With or without clock delay selectable</li> </ul> </li> </ul>

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.

Note 2: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.




Figure 14.1.3.1. I<sup>2</sup>C bus Mode Block Diagram



**Table 14.1.3.2. Registers to Be Used and Settings in I<sup>2</sup>C bus Mode (1) (Continued)**

Register	Bit	Function	
		Master	Slave
U2TB (Note 1)	0 to 7	Set transmission data	Set transmission data
U2RB (Note 1)	0 to 7	Reception data can be read	Reception data can be read
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit
	ABT	Arbitration lost detection flag	Invalid
	OER	Overrun error flag	Overrun error flag
U2BRG	0 to 7	Set a transfer rate	Invalid
U2MR (Note 1)	SMD2 to SMD0	Set to '0102'	Set to '0102'
	CKDIR	Set to "0"	Set to "1"
	IOPOL	Set to "0"	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register	Invalid
	CRS	Invalid because CRD = 1	Invalid because CRD = 1
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag
	CRD	Set to "1"	Set to "1"
	NCH	Set to "1"	Set to "1"
	CKPOL	Set to "0"	Set to "0"
	UFORM	Set to "1"	Set to "1"
U2C1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception
	RI	Reception complete flag	Reception complete flag
	U2IRS	Invalid	Invalid
	U2RRM, U2LCH, U2ERE	Set to "0"	Set to "0"
U2SMR	IICM	Set to "1"	Set to "1"
	ABC	Select the timing at which arbitration-lost is detected	Invalid
	BBS	Bus busy flag	Bus busy flag
	3 to 7	Set to "0"	Set to "0"
U2SMR2	IICM2	Refer to Table "I <sup>2</sup> C Mode Functions"	Refer to Table "I <sup>2</sup> C Mode Functions"
	CSC	Set this bit to "1" to enable clock synchronization	Set to "0"
	SWC	Set this bit to "1" to have SCL <sub>2</sub> output fixed to "L" at the falling edge of the 9th bit of clock	Set this bit to "1" to have SCL <sub>2</sub> output fixed to "L" at the falling edge of the 9th bit of clock
	ALS	Set this bit to "1" to have SDA <sub>2</sub> output stopped when arbitration-lost is detected	Set to "0"
	STAC	Set to "0"	Set this bit to "1" to initialize UART2 at start condition detection
	SWC2	Set this bit to "1" to have SCL <sub>2</sub> output forcibly pulled low	Set this bit to "1" to have SCL <sub>2</sub> output forcibly pulled low
	SDHI	Set this bit to "1" to disable SDA <sub>2</sub> output	Set this bit to "1" to disable SDA <sub>2</sub> output
U2SMR3	7	Set to "0"	Set to "0"
	0, 2, 4 and NODC	Set to "0"	Set to "0"
	CKPH	Refer to Table "I <sup>2</sup> C Mode Functions"	Refer to Table "I <sup>2</sup> C Mode Functions"
	DL2 to DL0	Set the amount of SDA <sub>2</sub> digital delay	Set the amount of SDA <sub>2</sub> digital delay

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in I<sup>2</sup>C bus mode.

**Table 14.1.3.3. Registers to Be Used and Settings in I<sup>2</sup>C bus Mode (2) (Continued)**

Register	Bit	Function	
		Master	Slave
U2SMR4	STAREQ	Set this bit to "1" to generate start condition	Set to "0"
	RSTAREQ	Set this bit to "1" to generate restart condition	Set to "0"
	STPREQ	Set this bit to "1" to generate stop condition	Set to "0"
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"
	ACKD	Select ACK or NACK	Select ACK or NACK
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data
	SCLHI	Set this bit to "1" to have SCL2 output stopped when stop condition is detected	Set to "0"
	SWC9	Set to "0"	Set this bit to "1" to set the SCL2 to "L" hold at the falling edge of the 9th bit of clock

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in I<sup>2</sup>C bus mode.

**Table 14.1.3.4. I<sup>2</sup>C bus Mode Functions**

Function	Clock synchronous serial I/O mode (SMD2 to SMD0 = 0012, IICM = 0)	I <sup>2</sup> C mode (SMD2 to SMD0 = 0102, IICM = 1)			
		IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/ receive interrupt)	
		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of interrupt number 10 (Note 1) (Refer to Fig. 14.1.3.2.)	—————	Start condition detection or stop condition detection (Refer to Fig 14.1.3.4.)			
Factor of interrupt number 15 (Note 1) (Refer to Fig. 14.1.3.2.)	UART2 transmission Transmission started or completed (selected by U2IRS)	No acknowledgment detection (NACK) Rising edge of SCL2 9th bit	UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to the 9th bit	
Factor of interrupt number 16 (Note 1) (Refer to Fig. 14.1.3.2.)	UART2 reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment detection (ACK) Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 9th bit		
Timing for transferring data from the UART reception shift register to the U2RB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SCL2 9th bit	Falling edge of SCL2 9th bit	Falling and rising edges of SCL2 9th bit	
UART2 transmission output delay	Not delayed	Delayed			
Functions of P7 <sub>0</sub> pin	TxD2 output	SDA2 input/output			
Functions of P7 <sub>1</sub> pin	RxD2 input	SCL2 input/output			
Functions of P7 <sub>2</sub> pin	CLK2 input or output selected	————— (Cannot be used in I <sup>2</sup> C mode)			
Noise filter width	15ns	200ns			
Read RxD2 and SCL2 pin levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the corresponding port direction bit is set			
Initial value of TxD2 and SDA2 outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in the port register before setting I <sup>2</sup> C mode (Note 2)			
Initial and end values of SCL2	—————	H	L	H	L
DMA1 factor (Refer to Fig. 14.1.3.2.)	UART2 reception	Acknowledgment detection (ACK)	UART2 reception Falling edge of SCL2 9th bit		
Store received data	1st to 8th bits are stored in U2RB register bit 0 to bit 7	1st to 8th bits are stored in U2RB register bit 7 to bit 0	1st to 7th bits are stored in U2RB register bit 6 to bit 0, with 8th bit stored in U2RB register bit 8		
Read received data	U2RB register status is read directly as is				1st to 8th bits are stored in U2RB register bit 7 to bit 0 (Note 3)
					Read U2RB register Bit 6 to bit 0 as bit 7 to bit 1, and bit 8 as bit 0 (Note 4)

Note 1: If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to Notes on interrupts in Precautions.)  
If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to 0 (interrupt not requested) after changing those bits.

SMD2—SMD0 bits in the U2MR register, IICM bit in the U2SMR register,  
IICM2 bit in the U2SMR2 register, CKPH bit in the U2SMR3 register

Note 2: Set the initial value of SDA2 output while the U2MR register's SMD2 to SMD0 bits = 0002 (serial I/O disabled).

Note 3: Second data transfer to U2RB register (Rising edge of SCL2 9th bit)

Note 4: First data transfer to U2RB register (Falling edge of SCL2 9th bit)




Figure 14.1.3.2. Transfer to U2RB Register and Interrupt Timing

### 14.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition-detected interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the U2SMR register's BBS bit to determine which interrupt source is requesting the interrupt.




Figure 14.1.3.1.1. Detection of Start and Stop Condition

### 14.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the U2SMR4 register's STAREQ bit to "1" (start).

A restart condition is generated by setting the U2SMR4 register's RSTAREQ bit to "1" (start).

A stop condition is generated by setting the U2SMR4 register's STPREQ bit to "1" (start).

The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).


(2) Set the STSPSEL bit in the U2SMR4 register to "1" (output).

Make sure that no interrupts or DMA transfers will occur between (1) and (2).

The function of the STSPSEL bit is shown in Table 14.1.3.2.1 and Figure 14.1.3.2.1.

**Table 14.1.3.2.1. STSPSEL Bit Functions**

Function	STSPSEL = 0	STSPSEL = 1
Output of SCL2 and SDA2 pins	Output of transfer clock and data  Output of start/stop condition is accomplished by a program using ports (not automatically generated in hardware)	Output of a start/stop condition according to the STAREQ, RSTAREQ and STPREQ bit
Start/stop condition interrupt request generation timing	Start/stop condition detection	Finish generating start/stop condition



**Figure 14.1.3.2.1. STSPSEL Bit Functions**

**14.1.3.3 Arbitration**

Unmatching of the transmit data and SDA2 pin input data is checked synchronously with the rising edge of SCL2. Use the U2SMR register's ABC bit to select the timing at which the U2RB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bitwise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the U2SMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDA2 pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

#### 14.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 14.1.3.2.1.

The U2SMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCL2) and an external clock supplied to the SCL2 pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL2 is high, the internal SCL2 goes low, at which time the U2BRG register value is reloaded with and starts counting in the low-level interval. If the internal SCL2 changes state from low to high while the SCL2 pin is low, counting stops, and when the SCL2 pin goes high, counting restarts.

In this way, the UART2 transfer clock is comprised of the logical product of the internal SCL2 and SCL2 pin signal. The transfer clock works from a half period before the falling edge of the internal SCL2 1st bit to the rising edge of the 9<sup>th</sup> bit. To use this function, select an internal clock for the transfer clock. The U2SMR2 register's SWC bit allows to select whether the SCL2 pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the U2SMR4 register's SCLHI bit is set to "1" (enabled), SCL2 output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the U2SMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCL2 pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal.

If the U2SMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the U2SMR3 register's CKPH bit = 1, the SCL2 pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCL2 pin from low-level output.

#### 14.1.3.5 SDA Output

The data written to the U2TB register bit 7 to bit 0 (D7 to D0) is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDA2 transmit output can only be set when IICM = 1 (I<sup>2</sup>C bus mode) and the U2MR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

The U2SMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 U2BRG count source clock cycles to SDA2 output.

Setting the U2SMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDA2 pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UART2 transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

#### 14.1.3.6 SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the U2RB register bit 7 to bit 0. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the U2RB register bit 6 to bit 0 and the 8th bit (D0) is stored in the U2RB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the U2RB register after the rising edge of the corresponding clock pulse of 9th bit.

#### 14.1.3.7 ACK and NACK

If the STSPSEL bit in the U2SMR4 register is set to “0” (start and stop conditions not generated) and the ACKC bit in the U2SMR4 register is set to “1” (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACK2 is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

#### 14.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UART2 initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the U2TB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to “1” (SCL wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UART2 transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



### 14.1.4 Special Mode 2 (UART2)

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 14.1.4.1 lists the specifications of Special Mode 2. Table 14.1.4.2 lists the registers used in Special Mode 2 and the register values set. Figure 14.1.4.1 shows communication control example for Special Mode 2.

**Table 14.1.4.1. Special Mode 2 Specifications**

Item	Specification
Transfer data format	• Transfer data length: 8 bits
Transfer clock	• Master mode U2MR register's CKDIR bit = "0" (internal clock) : $f_j / 2^{(n+1)}$ $f_j = f_{1SIO}, f_{2SIO}, f_{8SIO}, f_{32SIO}$ . n: Setting value of U2BRG register 00 <sub>16</sub> to FF <sub>16</sub> • Slave mode CKDIR bit = "1" (external clock selected) : Input from CLK2 pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	• Before transmission can start, the following requirements must be met (Note 1) – The TE bit of U2C1 register= 1 (transmission enabled) – The TI bit of U2C1 register = 0 (data present in U2TB register)
Reception start condition	• Before reception can start, the following requirements must be met (Note 1) – The RE bit of U2C1 register= 1 (reception enabled) – The TE bit of U2C1 register= 1 (transmission enabled) – The TI bit of U2C1 register= 0 (data present in the U2TB register)
Interrupt request generation timing	• For transmission, one of the following conditions can be selected – The U2IRS bit of U2C1 register = 0 (transmit buffer empty): when transferring data from the U2TB register to the UART2 transmit register (at start of transmission) – The U2IRS bit =1 (transfer completed): when the serial I/O finished sending data from the UART2 transmit register • For reception When transferring data from the UART2 receive register to the U2RB register (at completion of reception)
Error detection	• Overrun error (Note 2) This error occurs if the serial I/O started receiving the next data before reading the U2RB register and received the 7th bit of the next data
Select function	• Clock phase setting Selectable from four combinations of transfer clock polarities and phases

Note 1: When an external clock is selected, the conditions must be met while if the U2C0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the U2C0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.




Figure 14.1.4.1. Serial Bus Communication Control Example (UART2)

**Table 14.1.4.2. Registers to Be Used and Settings in Special Mode 2**

Register	Bit	Function
U2TB(Note)	0 to 7	Set transmission data
U2RB(Note)	0 to 7	Reception data can be read
	OER	Overflow error flag
U2BRG	0 to 7	Set a transfer rate
U2MR(Note)	SMD2 to SMD0	Set to '0012'
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode
	IOPOL	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TxD2 pin output format
	CKPOL	Clock phases can be set in combination with the U2SMR3 register's CKPH bit
	UFORM	Select the LSB first or MSB first
U2C1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS	Select UART2 transmit interrupt cause
	U2RRM, U2LCH, U2ERE	Set to "0"
U2SMR	0 to 7	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	CKPH	Clock phases can be set in combination with the U2C0 register's CKPOL bit
	NODC	Set to "0"
	0, 2, 4 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

Note : Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

**14.1.4.1 Clock Phase Setting Function**

One of four combinations of transfer clock phases and polarities can be selected using the U2SMR3 register's CKPH bit and the U2C0 register's CKPOL bit.


Make sure the transfer clock polarity and phase are the same for the master and slave to communicate.

**14.1.4.1.1 Master (Internal Clock)**

Figure 14.1.4.1.1.1 shows the transmission and reception timing in master (internal clock).

**14.1.4.1.2 Slave (External Clock)**

Figure 14.1.4.1.2.1 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 14.1.4.1.2.2 shows the transmission and reception timing (CKPH=1) in slave (external clock).



**Figure 14.1.4.1.1.1. Transmission and Reception Timing in Master Mode (Internal Clock)**




Figure 14.1.4.1.2.1. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)




Figure 14.1.4.1.2.2. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)

### 14.1.5 Special Mode 3 (IEBus mode)(UART2)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 14.1.5.1 lists the registers used in IEBus mode and the register values set. Figure 14.1.5.1 shows the functions of bus collision detect function related bits.

If the TxD2 pin output level and RxD2 pin input level do not match, a UART2 bus collision detect interrupt request is generated.

Use the IFSR2A register's IFSR26 and IFSR27 bits to enable the UART0/UART1 bus collision detect function.

**Table 14.1.5.1. Registers to Be Used and Settings in IEBus Mode**

Register	Bit	Function
U2TB	0 to 8	Set transmission data
U2RB(Note)	0 to 8	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set a transfer rate
U2MR	SMD2 to SMD0	Set to '1102'
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Invalid because PRYE=0
	PRYE	Set to "0"
	IOPOL	Select the TxD/RxD input/output polarity
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD=1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TxD2 pin output mode
	CKPOL	Set to "0"
	UFORM	Set to "0"
U2C1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS	Select the source of UART2 transmit interrupt
	U2RRM, U2LCH, U2ERE	Set to "0"
U2SMR	0 to 3, 7	Set to "0"
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

Note : Not all register bits are described above. Set those bits to "0" when writing to the registers in IEBus mode.




Figure 14.1.5.1. Bus Collision Detect Function-Related Bits

### 14.1.6 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows output of a low from the TxD2 pin when a parity error is detected.

Tables 14.1.6.1 lists the specifications of SIM mode. Table 14.1.6.2 lists the registers used in the SIM mode and the register values set.

**Table 14.1.6.1. SIM Mode Specifications**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Direct format</li> <li>• Inverse format</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• U2MR register's CKDIR bit = "0" (internal clock) : <math>f_i / 16(n+1)</math>  <math>f_i = f_{1SIO}, f_{2SIO}, f_{8SIO}, f_{32SIO}</math>. n: Setting value of U2BRG register 00<sub>16</sub> to FF<sub>16</sub></li> <li>• CKDIR bit = "1" (external clock) : <math>f_{EXT} / 16(n+1)</math>  <math>f_{EXT}</math>: Input from CLK2 pin. n: Setting value of U2BRG register 00<sub>16</sub> to FF<sub>16</sub></li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>• Before transmission can start, the following requirements must be met <ul style="list-style-type: none"> <li>– The TE bit of U2C1 register= 1 (transmission enabled)</li> <li>– The TI bit of U2C1 register = 0 (data present in U2TB register)</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>• Before reception can start, the following requirements must be met <ul style="list-style-type: none"> <li>– The RE bit of U2C1 register= 1 (reception enabled)</li> <li>– Start bit detection</li> </ul> </li> </ul>
Interrupt request generation timing (Note 2)	<ul style="list-style-type: none"> <li>• For transmission When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit =1)</li> <li>• For reception When transferring data from the UART2 receive register to the U2RB register (at completion of reception)</li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error (Note 1) This error occurs if the serial I/O started receiving the next data before reading the U2RB register and received the bit one before the last stop bit of the next data</li> <li>• Framing error This error occurs when the number of stop bits set is not detected</li> <li>• Parity error During reception, if a parity error is detected, parity error signal is output from the TxD2 pin. During transmission, a parity error is detected by the level of input to the RxD2 pin when a transmission interrupt occurs</li> <li>• Error sum flag This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered</li> </ul>

Note 1: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.

Note 2: A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.



**Table 14.1.6.2. Registers to Be Used and Settings in SIM Mode**

Register	Bit	Function
U2TB(Note)	0 to 7	Set transmission data
U2RB(Note)	0 to 7	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set a transfer rate
U2MR	SMD2 to SMD0	Set to '1012'
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Set this bit to "1" for direct format or "0" for inverse format
	PRYE	Set to "1"
	IOPOL	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD=1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Set to "0"
	CKPOL	Set to "0"
	UFORM	Set this bit to "0" for direct format or "1" for inverse format
U2C1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS	Set to "1"
	U2RRM	Set to "0"
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format
	U2ERE	Set to "1"
U2SMR(Note)	0 to 3	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

Note: Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.





Figure 14.1.6.1. Transmit and Receive Timing in SIM Mode

Figure 14.1.6.2 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.



**Figure 14.1.6.2. SIM Interface Connection**

**14.1.6.1 Parity Error Signal Output**


The parity error signal is enabled by setting the U2C1 register’s U2ERE bit to “1”.

- When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 14.1.6.1.1. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to “0” and at the same time the TxD2 output is returned high.

- When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.



**Figure 14.1.6.1.1. Parity Error Signal Output Timing**

**14.1.6.2 Format**


- Direct Format

Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".

- Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 14.1.6.2.1 shows the SIM interface format.



**Figure 14.1.6.2.1. SIM Interface Format**

### 14.2 SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 14.2.1 shows the block diagram of SI/O3 and SI/O4, and Figure 14.2.2 shows the SI/O3 and SI/O4-related registers.

Table 14.2.1 shows the specifications of SI/O3 and SI/O4.





Figure 14.2.1. SI/O3 and SI/O4 Block Diagram

S I/Oi control register (i=3,4) (Note 1)




Symbol	Address	After reset
S3C	0362 <sub>16</sub>	01000000 <sub>2</sub>
S4C	0366 <sub>16</sub>	01000000 <sub>2</sub>

Bit symbol	Bit name	Description	RW
SMi0	Internal synchronous clock select bit	b1 b0 0 0 : Selecting f <sub>1</sub> or f <sub>2</sub> 0 1 : Selecting f <sub>8</sub> 1 0 : Selecting f <sub>32</sub> 1 1 : Must not be set	RW
SMi1			RW
SMi2	Souti output disable bit (Note 4)	0 : Souti output 1 : Souti output disable (high impedance)	RW
SMi3	S I/Oi port select bit	0 : Input/output port 1 : Souti output, CLKi function	RW
SMi4	CLK polarity select bit	0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge	RW
SMi5	Transfer direction select bit	0 : LSB first 1 : MSB first	RW
SMi6	Synchronous clock select bit	0 : External clock (Note 2) 1 : Internal clock (Note 3)	RW
SMi7	Souti initial value set bit	Effective when SMi3 = 0 0 : "L" output 1 : "H" output	RW

- Note 1: Make sure register S4C is written to by the next instruction after setting the PRCR register's PRC2 bit to "1" (write enable).
- Note 2: Set the SMi3 bit to "1" (Souti output, CLKi function).
- Note 3: Set the SMi3 bit to "1" and the corresponding port direction bit to "0" (input mode).
- Note 4: Effective when SMi3 bit = 1.

SI/Oi bit rate generator (i=3,4) (Notes 1,2)




Symbol	Address	After reset
S3BRG	0363 <sub>16</sub>	?? <sub>16</sub>
S4BRG	0367 <sub>16</sub>	?? <sub>16</sub>

Description	Setting range	RW
Assuming that set value = n, BRGi divides the count source by n + 1	00 <sub>16</sub> to FF <sub>16</sub>	WO

- Note 1: Write to this register while serial I/O is neither transmitting or receiving.
- Note 2: Use MOV instruction to write to this register.

SI/Oi transmit/receive register (i=3,4) (Notes 1,2)



Symbol	Address	After reset
S3TRR	0360 <sub>16</sub>	?? <sub>16</sub>
S4TRR	0364 <sub>16</sub>	?? <sub>16</sub>

Description	RW
Transmission/reception starts by writing transmit data to this register. After transmission/reception finishes, reception data can be read by reading this register.	RW

- Note 1: Write to this register while serial I/O is neither transmitting or receiving.
- Note 2: To receive data set the corresponding port direction bit for Sini to "0" (input mode)

Figure 14.2.2. S3C and S4C Registers, S3BRG and S4BRG Registers, and S3TRR and S4TRR Registers

**Table 14.2.1. SI/O3 and SI/O4 Specifications**

Item	Specification
Transfer data format	• Transfer data length: 8 bits
Transfer clock	• SiC (i=3, 4) register's SMi6 bit = "1" (internal clock) : $f_j / 2^{(n+1)}$ $f_j = f_{1SIO}, f_{2SIO}, f_{8SIO}, f_{32SIO}$ . n=Setting value of SiBRG register 00 <sub>16</sub> to FF <sub>16</sub> . • SMi6 bit = "0" (external clock) : Input from CLKi pin (Note 1)
Transmission/reception start condition	• Before transmission/reception can start, the following requirements must be met Write transmit data to the SiTRR register (Notes 2, 3)
Interrupt request generation timing	• When SiC register's SMi4 bit = 0 The rising edge of the last transfer clock pulse (Note 4) • When SMi4 = 1 The falling edge of the last transfer clock pulse (Note 4)
CLKi pin function	I/O port, transfer clock input, transfer clock output
SOUTi pin function	I/O port, transmit data output, high-impedance
SINi pin function	I/O port, receive data input
Select function	• LSB first or MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected • Function for setting an SOUTi initial value set function When the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output level while not transmitting can be selected. • CLK polarity selection Whether transmit data is output/input timing at the rising edge or falling edge of transfer clock can be selected.

Note 1: To set the SiC register's SMi6 bit to "0" (external clock), follow the procedure described below.

- If the SiC register's SMi4 bit = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SiC register's SMi7 bit.
- If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.

Note 2: Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.

Note 3: When the SiC register's SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.

Note 4: When the SiC register's SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.

### 14.2.1 SI/Oi Operation Timing

Figure 14.2.1.1 shows the SI/Oi operation timing




Figure 14.2.1.1. SI/Oi Operation Timing

### 14.2.2 CLK Polarity Selection

The SiC register's SMI4 bit allows selection of the polarity of the transfer clock. Figure 14.2.2.1 shows the polarity of the transfer clock.




Figure 14.2.2.1. Polarity of Transfer Clock



### 14.2.3 Functions for Setting an Sout<sub>i</sub> Initial Value

If the SiC register's SMi6 bit = 0 (external clock), the SOUT<sub>i</sub> pin output can be fixed high or low when not transferring. Figure 14.2.3.1 shows the timing chart for setting an SOUT<sub>i</sub> initial value and how to set it.




Figure 14.2.3.1. SOUT<sub>i</sub>'s Initial Value Setting

## 15. A/D Converter

The microcomputer contains one A/D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P10<sub>0</sub> to P10<sub>7</sub> (AN<sub>0</sub> to AN<sub>7</sub>), P0<sub>0</sub> to P0<sub>7</sub> (AN<sub>00</sub> to AN<sub>07</sub>), P1<sub>0</sub> to P1<sub>3</sub>, P9<sub>3</sub>, P9<sub>5</sub> to P9<sub>7</sub> (AN<sub>20</sub> to AN<sub>27</sub>), and P9<sub>0</sub> to P9<sub>2</sub> (AN<sub>30</sub> to AN<sub>32</sub>). Similarly,  $\overline{\text{ADTRG}}$  input shares the pin with P15. Therefore, when using these inputs, make sure the corresponding port direction bits are set to “0” (= input mode). Note that P0<sub>4</sub> to P0<sub>7</sub> (AN<sub>04</sub> to AN<sub>07</sub>), P1<sub>0</sub> to P1<sub>3</sub> (AN<sub>20</sub> to AN<sub>23</sub>), and P9<sub>5</sub> to P9<sub>7</sub> (AN<sub>25</sub> to AN<sub>27</sub>) are available only in the 80-pin package.

When not using the A/D converter, set the VCUT bit to “0” (= VREF unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A/D conversion result is stored in the AD<sub>i</sub> register bits for AN<sub>i</sub>, AN<sub>0i</sub>, AN<sub>2i</sub> (i = 0 to 7), and AN<sub>3i</sub> (i=0 to 2) pins. Table 15.1 shows the A/D converter performance. Figure 15.1 shows the A/D converter block diagram and Figures 15.2 to 15.4 show the A/D converter associated with registers.

**Table 15.1 A/D Converter Performance**

Item	Performance
A/D Conversion Method	Successive approximation (capacitive coupling amplifier)
Analog Input Voltage (Note 1)	0V to AVCC (VCC)
Operating Clock fAD (Note 2)	fAD/divided-by-2 or fAD/divided-by-3 or fAD/divided-by-4 or fAD/divided-by-6 or fAD/divided-by-12 or fAD
Resolution	8-bit or 10-bit (selectable)
Integral Nonlinearity Error	When AVCC = VREF = 5V <ul style="list-style-type: none"> <li>• With 8-bit resolution: ±2LSB</li> <li>• With 10-bit resolution: ±3LSB</li> </ul> When AVCC = VREF = 3.3V <ul style="list-style-type: none"> <li>• With 8-bit resolution: ±2LSB</li> <li>• With 10-bit resolution: ±5LSB</li> </ul>
Operating Modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat sweep mode 1, simultaneous sample sweep mode and delayed trigger mode 0,1
Analog Input Pins	8 pins (AN <sub>0</sub> to AN <sub>7</sub> ) + 8 pins (AN <sub>00</sub> to AN <sub>07</sub> ) + 8 pins (AN <sub>20</sub> to AN <sub>27</sub> ) + 3 pins (AN <sub>30</sub> to AN <sub>32</sub> ) (80pin-ver.) 8 pins (AN <sub>0</sub> to AN <sub>7</sub> ) + 4 pins (AN <sub>00</sub> to AN <sub>03</sub> ) + 1 pin (AN <sub>24</sub> ) + 3 pins (AN <sub>30</sub> to AN <sub>32</sub> ) (64pin-ver.)
Conversion Speed Per Pin	<ul style="list-style-type: none"> <li>• Without sample and hold function                8-bit resolution: 49 fAD cycles, 10-bit resolution: 59 fAD cycles</li> <li>• With sample and hold function                8-bit resolution: 28 fAD cycles, 10-bit resolution: 33 fAD cycles</li> </ul>

Note 1: Not dependent on use of sample and hold function.

Note 2: Set the fAD frequency to 10 MHz or less.

Without sample-and-hold function, set the fAD frequency to 250kHz or more.

With the sample and hold function, set the fAD frequency to 1MHz or more.







Figure 15.1 A/D Converter Block Diagram



Note: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.




Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.  
 Note 2: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.



Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 15.2 ADCON0 to ADCON2 Registers




**Figure 15.3 ADTRGCON Register**

**Table 15.2 A/D Conversion Frequency Select**

CKS2	CKS1	CKS0	$\emptyset_{AD}$
0	0	0	Divided-by-4 of $f_{AD}$
0	0	1	Divided-by-2 of $f_{AD}$
0	1	0	$f_{AD}$
0	1	1	
1	0	0	Divided-by-12 of $f_{AD}$
1	0	1	Divided-by-6 of $f_{AD}$
1	1	0	Divided-by-3 of $f_{AD}$
1	1	1	

Note: Set the  $\emptyset_{AD}$  frequency to 10 MHz or less. The selected  $\emptyset_{AD}$  frequency is determined by a combination of the CKS0 bit in the ADCON0 register, CKS1 bit in the ADCON1 register and the CKS2 bit in the ADCON2 register.

A/D conversion status register 0 (Note 1)



Note 1: ADSTAT0 register is valid only when the DTE bit in the ADTRGCON register is set to "1".

A/D Register i (i=0 to 7)

Symbol	Address	After reset
AD0	03C1 <sub>16</sub> to 03C0 <sub>16</sub>	Indeterminate
AD1	03C3 <sub>16</sub> to 03C2 <sub>16</sub>	Indeterminate
AD2	03C5 <sub>16</sub> to 03C4 <sub>16</sub>	Indeterminate
AD3	03C7 <sub>16</sub> to 03C6 <sub>16</sub>	Indeterminate
AD4	03C9 <sub>16</sub> to 03C8 <sub>16</sub>	Indeterminate
AD5	03CB <sub>16</sub> to 03CA <sub>16</sub>	Indeterminate
AD6	03CD <sub>16</sub> to 03CC <sub>16</sub>	Indeterminate
AD7	03CF <sub>16</sub> to 03CE <sub>16</sub>	Indeterminate




Figure 15.4 ADSTAT0 Register and AD0 to AD7 Registers




Figure 15.5 TB2SC Register


## 15.1 Operation Modes

### 15.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is once converted to a digital code. Table 15.1.1.1 shows the one-shot mode specifications. Figure 15.1.1.1 shows the operation example in one-shot mode. Figure 15.1.1.2 shows the ADCON0 to ADCON2 registers in one-shot mode.

**Table 15.1.1.1 One-shot Mode Specifications**

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to a selected pin is once converted to a digital code
A/D Conversion Start Condition	<ul style="list-style-type: none"> <li>When the TRG bit in the ADCON0 register is "0" (software trigger) Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)</li> <li>When the TRG bit in the ADCON0 register is "1" (hardware trigger) The <math>\overline{\text{ADTRG}}</math> pin input changes state from "H" to "L" after setting the ADST bit to "1" (A/D conversion started)</li> </ul>
A/D Conversion Stop Condition	<ul style="list-style-type: none"> <li>A/D conversion completed (If a software trigger is selected, the ADST bit is set to "0" (A/D conversion halted)).</li> <li>Set the ADST bit to "0"</li> </ul>
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select one pin from AN0 to AN7, AN00 to AN07, AN20 to AN27, AN30 to AN32
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin



**Figure 15.1.1.1 Operation Example in One-Shot Mode**



## A/D control register 0 (Note 1)

Bit symbol	Bit name	Function	RW
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			
	Symbol ADCON0	Address 03D6 <sub>16</sub>	After reset 00000XX <sub>2</sub>
CH0	Analog Input Pin Select Bit (Note 2, 3)	b <sub>2</sub> b <sub>1</sub> b <sub>0</sub> 0 0 0 : Select AN <sub>0</sub> 0 0 1 : Select AN <sub>1</sub> 0 1 0 : Select AN <sub>2</sub> 0 1 1 : Select AN <sub>3</sub> 1 0 0 : Select AN <sub>4</sub> 1 0 1 : Select AN <sub>5</sub> 1 1 0 : Select AN <sub>6</sub> 1 1 1 : Select AN <sub>7</sub>	RW
CH1			RW
CH2			RW
MD0	A/D Operation Mode Select Bit 0 (Note 3)	b <sub>4</sub> b <sub>3</sub> 0 0 : One-shot mode or delayed trigger mode	RW
MD1		0, 1	RW
TRG	Trigger Select Bit	0 : Software trigger 1 : Hardware trigger (ADTRG trigger)	RW
ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	Frequency Select Bit 0	See Table 15.2 A/D Conversion Frequency Select	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.  
 Note 2: AN<sub>0</sub> to AN<sub>7</sub>, AN<sub>20</sub> to AN<sub>27</sub>, and AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.  
 Note 3: After rewriting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

## A/D control register 1 (Note 1)

Bit symbol	Bit name	Function	RW
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			
	Symbol ADCON1	Address 03D7 <sub>16</sub>	After reset 00 <sub>16</sub>
SCAN0	A/D Sweep Pin Select Bit	Invalid in one-shot mode	RW
SCAN1			RW
MD2	A/D Operation Mode Select Bit 1	0 : Any mode other than repeat sweep mode 1	RW
BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency Select Bit 1	Refer to Table 15.2 A/D Conversion Frequency Select	RW
VCUT	VREF Connect Bit (Note 2)	1 : VREF connected	RW
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.  
 Note 2: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

## A/D control register 2 (Note 1)

Bit symbol	Bit name	Function	RW
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			
	Symbol ADCON2	Address 03D4 <sub>16</sub>	After reset 00 <sub>16</sub>
SMP	A/D Conversion Method Select Bit	0 : Without sample and hold 1 : With sample and hold	RW
ADGSEL0	A/D Input Group Select Bit	b <sub>2</sub> b <sub>1</sub> 0 0 : Select port P10 group (AN <sub>i</sub> ) 0 1 : Select port P9 group (AN <sub>3i</sub> ) 1 0 : Select port P0 group (AN <sub>0i</sub> ) 1 1 : Select port P1/P9 group (AN <sub>2i</sub> )	RW
ADGSEL1			RW
(b3)	Reserved Bit	Set to "0"	RW
CKS2	Frequency Select Bit 2	See Table 15.2 A/D Conversion Frequency Select	RW
TRG1	Trigger Select Bit 1	Set to "0" in one-shot mode	RW
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.


Figure 15.1.1.2 ADCON0 to ADCON2 Registers in One-Shot Mode

### 15.1.2 Repeat mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 15.1.2.1 shows the repeat mode specifications. Figure 15.1.2.1 shows the operation example in repeat mode. Figure 15.1.2.2 shows the ADCON0 to ADCON2 registers in repeat mode.

**Table 15.1.2.1 Repeat Mode Specifications**

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to a selected pin is repeatedly converted to a digital code
A/D Conversion Start Condition	<ul style="list-style-type: none"> <li>When the TRG bit in the ADCON0 register is "0" (software trigger) Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)</li> <li>When the TRG bit in the ADCON0 register is "1" (hardware trigger) The <math>\overline{\text{ADTRG}}</math> pin input changes state from "H" to "L" after setting the ADST bit to "1" (A/D conversion started)</li> </ul>
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select one pin from AN0 to AN7, AN00 to AN07, AN20 to AN27 and AN30 to AN32
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin



**Figure 15.1.2.1 Operation Example in Repeat Mode**

A/D control register 0 (Note 1)

Bit	Symbol	Bit name	Address	After reset	Function	RW
b7						
b6						
b5						
b4						
b3						
b2						
b1						
b0						
Symbol: ADCON0      Address: 03D6 <sub>16</sub> After reset: 00000XXX <sub>2</sub>						
CH0	CH0	Analog Input Pin Select Bit (Note 2, 3)			<sup>b2 b1 b0</sup> 0 0 0 : Select AN <sub>0</sub> 0 0 1 : Select AN <sub>1</sub> 0 1 0 : Select AN <sub>2</sub> 0 1 1 : Select AN <sub>3</sub> 1 0 0 : Select AN <sub>4</sub> 1 0 1 : Select AN <sub>5</sub> 1 1 0 : Select AN <sub>6</sub> 1 1 1 : Select AN <sub>7</sub>	RW
CH1						RW
CH2						RW
MD0	MD0	A/D Operation Mode Select Bit 0 (Note 3)			<sup>b4 b3</sup> 0 1 : Repeat mode	RW
MD1						RW
TRG	TRG	Trigger Select Bit			0 : Software trigger 1 : Hardware trigger ( $\overline{ADTRG}$ trigger)	RW
ADST	ADST	A/D Conversion Start Flag			0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	CKS0	Frequency Select Bit 0			Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: AN<sub>0</sub> to AN<sub>7</sub>, AN<sub>20</sub> to AN<sub>27</sub>, and AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>.

Use the ADGSEL1 to ADGSEL 0 bits in the ADCON2 register to select the desired pin.

Note 3: After rewriting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

A/D control register 1 (Note 1)

Bit	Symbol	Bit name	Address	After reset	Function	RW
b7						
b6						
b5						
b4						
b3						
b2						
b1						
b0						
Symbol: ADCON1      Address: 03D7 <sub>16</sub> After reset: 00 <sub>16</sub>						
SCAN0	SCAN0	A/D Sweep Pin Select Bit			Invalid in repeat mode	RW
SCAN1						RW
MD2	MD2	A/D Operation Mode Select Bit 1			0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1	RW
BITS	BITS	8/10-Bit Mode Select Bit			0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	CKS1	Frequency Select Bit 1			Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW
VCUT	VCUT	VREF connect bit (Note 2)			1 : VREF connected	RW
(b7-b6)		Nothing is assigned. When write, set to "0". When read, its content is "0".				—

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1  $\mu$ s or more before starting A/D conversion.

A/D control register 2 (Note 1)

Bit	Symbol	Bit name	Address	After reset	Function	RW
b7						
b6						
b5						
b4						
b3						
b2						
b1						
b0						
Symbol: ADCON2      Address: 03D4 <sub>16</sub> After reset: 00 <sub>16</sub>						
SMP	SMP	A/D Conversion Method Select Bit			0 : Without sample and hold 1 : With sample and hold	RW
ADGSEL0	ADGSEL0	A/D Input Group Select Bit			<sup>b2 b1</sup> 0 0 : Select port P10 group (AN <sub>i</sub> ) 0 1 : Select port P9 group (AN <sub>3i</sub> ) 1 0 : Select port P0 group (AN <sub>0i</sub> ) 1 1 : Select port P1/P9 group (AN <sub>2i</sub> )	RW
ADGSEL1						RW
(b3)		Reserved Bit			Set to "0"	RW
CKS2	CKS2	Frequency Select Bit 2			See <b>Table 15.2 A/D Conversion Frequency Select</b>	RW
TRG1	TRG1	Trigger Select Bit 1			Set to "0" in repeat mode	RW
(b7-b6)		Nothing is assigned. When write, set to "0". When read, its content is "0".				—

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 15.1.2.2 ADCON0 to ADCON2 Registers in Repeat Mode


### 15.1.3 Single Sweep Mode

In single sweep mode, analog voltage is applied to the selected pins are converted one-by-one to a digital code. Table 15.1.3.1 shows the single sweep mode specifications. Figure 15.1.3.1 shows the operation example in single sweep mode. Figure 15.1.3.2 shows the ADCON0 to ADCON2 registers in single sweep mode.

**Table 15.1.3.1 Single Sweep Mode Specifications**

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to the selected pins is converted one-by-one to a digital code
A/D Conversion Start Condition	<ul style="list-style-type: none"> <li>When the TRG bit in the ADCON0 register is "0" (software trigger) Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)</li> <li>When the TRG bit in the ADCON0 register is "1" (hardware trigger) The <math>\overline{\text{ADTRG}}</math> pin input changes state from "H" to "L" after setting the ADST bit to "1" (A/D conversion started)</li> </ul>
A/D Conversion Stop Condition	<ul style="list-style-type: none"> <li>A/D conversion completed(When selecting a software trigger, the ADST bit is set to "0" (A/D conversion halted)).</li> <li>Set the ADST bit to "0"</li> </ul>
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pins) (Note 1)
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

Note 1. AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.



**Figure 15.1.3.1 Operation Example in Single Sweep Mode**

A/D control register 0 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW
CH0	Analog Input Pin Select Bit	Invalid in single sweep mode	RW
CH1			RW
CH2			RW
MD0	A/D Operation Mode Select Bit 0	b4 b3 1 0 : Single sweep mode or simultaneous sample sweep mode	RW
MD1			RW
TRG	Trigger Select Bit	0 : Software trigger 1 : Hardware trigger (ADTRG trigger)	RW
ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	Frequency Select Bit 0	Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D control register 1 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW	
SCAN0	A/D Sweep Pin Select Bit (Note 2)	When selecting single sweep mode b1 b0 0 0 : AN <sub>0</sub> to AN <sub>1</sub> (2 pins) 0 1 : AN <sub>0</sub> to AN <sub>3</sub> (4 pins) 1 0 : AN <sub>0</sub> to AN <sub>5</sub> (6 pins) 1 1 : AN <sub>0</sub> to AN <sub>7</sub> (8 pins)	RW	
SCAN1			RW	
MD2	A/D Operation Mode Select Bit 1		0 : Any mode other than repeat sweep mode 1	RW
BITS	8/10-Bit Mode Select Bit		0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency Select Bit 1	Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW	
VCUT	VREF Connect Bit (Note 3)	1 : VREF connected	RW	
(b7-b6)		Nothing is assigned. When write, set to "0". When read, its content is "0".	—	

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: AN<sub>0</sub> to AN<sub>7</sub>, AN<sub>20</sub> to AN<sub>27</sub>, and AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>.

Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

A/D control register 2 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW
SMP	A/D Conversion Method Select Bit	0 : Without sample and hold 1 : With sample and hold	RW
ADGSEL0	A/D Input Group Select Bit	b2 b1 0 0 : Select port P10 group (AN <sub>i</sub> ) 0 1 : Select port P9 group (AN <sub>3i</sub> ) 1 0 : Select port P0 group (AN <sub>0i</sub> ) 1 1 : Select port P1/P9 group (AN <sub>2i</sub> )	RW
ADGSEL1			RW
(b3)	Reserved Bit	Set to "0"	RW
CKS2	Frequency Select Bit 2	Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW
TRG1	Trigger Select Bit 1	Set to "0" in single sweep mode	RW
(b7-b6)		Nothing is assigned. When write, set to "0". When read, its content is "0".	—

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

**Figure 15.1.3.2 ADCON0 Register to ADCON2 Registers in Single Sweep Mode**

### 15.1.4 Repeat Sweep Mode 0


In repeat sweep mode 0, analog voltage is applied to the selected pins are repeatedly converted to a digital code. Table 15.1.4.1 shows the repeat sweep mode 0 specifications. Figure 15.1.4.1 shows the operation example in repeat sweep mode 0. Figure 15.1.4.2 shows the ADCON0 to ADCON2 registers in repeat sweep mode 0.

**Table 15.1.4.1 Repeat Sweep Mode 0 Specifications**

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to the selected pins is repeatedly converted to a digital code
A/D Conversion Start Condition	<ul style="list-style-type: none"> <li>When the TRG bit in the ADCON0 register is "0" (software trigger) Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)</li> <li>When the TRG bit in the ADCON0 register is "1" (Hardware trigger) The <math>\overline{ADTRG}</math> pin input changes state from "H" to "L" after setting the ADST bit to "1" (A/D conversion started)</li> </ul>
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pins) (Note 1)
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

Note 1. AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7.

However, all input pins need to belong to the same group.



**Figure 15.1.4.1 Operation Example in Repeat Sweep Mode 0**

A/D control register 0 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW
CH0	Analog Input Pin Select Bit	Invalid in repeat sweep mode 0	RW
CH1			RW
CH2			RW
MD0	A/D Operation Mode Select Bit 0	b4 b3 1 1 : Repeat sweep mode 0 or Repeat sweep mode 1	RW
MD1			RW
TRG	Trigger Select Bit	0 : Software trigger 1 : Hardware trigger ( $\overline{ADTRG}$ trigger)	RW
ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	Frequency Select Bit 0	Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D control register 1 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW	
SCAN0	A/D Sweep Pin Select Bit (Note 2)	When selecting repeat sweep mode 0 b1 b0 0 0 : AN <sub>0</sub> to AN <sub>1</sub> (2 pins) 0 1 : AN <sub>0</sub> to AN <sub>3</sub> (4 pins) 1 0 : AN <sub>0</sub> to AN <sub>5</sub> (6 pins) 1 1 : AN <sub>0</sub> to AN <sub>7</sub> (8 pins)	RW	
SCAN1			RW	
MD2	A/D Operation Mode Select Bit 1		0 : Any mode other than repeat sweep mode 1	RW
BITS	8/10-Bit Mode Select Bit		0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency Select Bit 1	Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW	
VCUT	VREF Connect Bit (Note 3)	1 : VREF connected	RW	
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—	

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: AN<sub>0</sub> to AN<sub>7</sub>, AN<sub>20</sub> to AN<sub>27</sub>, and AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>.

Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1  $\mu$ s or more before starting A/D conversion.

A/D control register 2 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW	
SMP	A/D Conversion Method Select Bit	0 : Without sample and hold 1 : With sample and hold	RW	
ADGSEL0	A/D Input Group Select Bit	b2 b1 0 0 : Select port P10 group (AN <sub>i</sub> ) 0 1 : Select port P9 group (AN <sub>3i</sub> ) 1 0 : Select port P0 group (AN <sub>0i</sub> ) 1 1 : Select port P1/P9 group (AN <sub>2i</sub> )	RW	
ADGSEL1			RW	
(b3)	Reserved Bit		Set to "0"	RW
CKS2	Frequency Select Bit 2		Refer to <b>Table 15.2 A/D Conversion Frequency Select</b>	RW
TRG1	Trigger Select Bit 1	Set to "0" in repeat sweep mode 0	RW	
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—	

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 15.1.4.2 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 0


### 15.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage is applied to the all selected pins are converted to a digital code, with mainly used in the selected pins. Table 15.1.5.1 shows the repeat sweep mode 1 specifications. Figure 15.1.5.1 shows the operation example in repeat sweep mode 1. Figure 15.1.5.2 shows the ADCON0 to ADCON2 registers in repeat sweep mode 1.

**Table 15.1.5.1 Repeat Sweep Mode 1 Specifications**

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register mainly select pins. Analog voltage applied to the all selected pins is repeatedly converted to a digital code Example : When selecting AN0 Analog voltage is converted to a digital code in the following order AN0 → AN1 → AN0 → AN2 → AN0 → AN3, and so on.
A/D Conversion Start Condition	<ul style="list-style-type: none"> <li>When the TRG bit in the ADCON0 register is "0" (software trigger) Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)</li> <li>When the TRG bit in the ADCON0 register is "1" (hardware trigger) The <math>\overline{\text{ADTRG}}</math> pin input changes state from "H" to "L" after setting the ADST bit to "1" (A/D conversion started)</li> </ul>
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pins Mainly Used in A/D Conversions	Select from AN0 (1 pins), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3 (4 pins) (Note 1)
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

Note1. AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7.  
However, all input pins need to belong to the same group.



**Figure 15.1.5.1 Operation Example in Repeat Sweep Mode 1**



A/D control register 0 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4	1		
b3	1		
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW
CH0	Analog Input Pin Select Bit	Invalid in repeat sweep mode 1	RW
CH1			RW
CH2			RW
MD0	A/D Operation Mode Select Bit 0	<sup>b4 b3</sup> 1 1 : Repeat sweep mode 0 or Repeat sweep mode 1	RW
MD1			RW
TRG	Trigger Select Bit	0 : Software trigger 1 : Hardware trigger (ADTRG trigger)	RW
ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	Frequency Select Bit 0	Refer to Table 15.2 A/D Conversion Frequency Select	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D control register 1 (Note 1)

Bit	Symbol	Address	After reset
b7	⊗		
b6	⊗		
b5			
b4	1		
b3			
b2	1		
b1			
b0			

Bit symbol	Bit name	Function	RW
SCAN0	A/D Sweep Pin Select Bit (Note2)	When selecting repeat sweep mode 1 <sup>b4 b3</sup> 0 0 : AN <sub>0</sub> (1 pin) 0 1 : AN <sub>0</sub> to AN <sub>1</sub> (2 pins) 1 0 : AN <sub>0</sub> to AN <sub>2</sub> (3 pins) 1 1 : AN <sub>0</sub> to AN <sub>3</sub> (4 pins)	RW
SCAN1			RW
MD2	A/D Operation Mode Select Bit 1	1 : Repeat sweep mode 1	RW
BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency Select Bit 1	Refer to Table 15.2 A/D Conversion Frequency Select	RW
VCUT	VREF Connect Bit (Note 3)	1 : VREF connected	RW
(b7-b6)		Nothing is assigned. When write, set to "0". When read, its content is "0".	—

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: AN<sub>0</sub> to AN<sub>7</sub>, AN<sub>20</sub> to AN<sub>27</sub>, and AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>.  
Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

A/D control register 2 (Note 1)

Bit	Symbol	Address	After reset
b7	⊗		
b6	⊗		
b5			
b4	0		
b3	0		
b2			
b1			
b0			

Bit symbol	Bit name	Function	RW
SMP	A/D Conversion Method Select Bit	0 : Without sample and hold 1 : With sample and hold	RW
ADGSEL0	A/D Input Group Select Bit	<sup>b2 b1</sup> 0 0 : Select port P10 group (AN <sub>i</sub> ) 0 1 : Select port P9 group (AN <sub>3i</sub> ) 1 0 : Select port P0 group (AN <sub>0i</sub> ) 1 1 : Select port P1/P9 group (AN <sub>2i</sub> )	RW
ADGSEL1			RW
(b3)	Reserved Bit	Set to "0"	RW
CKS2	Frequency Select Bit 2	Refer to Table 15.2 A/D Conversion Frequency Select	RW
TRG1	Trigger Select Bit 1	Set to "0" in repeat sweep mode 1	RW
(b7-b6)		Nothing is assigned. When write, set to "0". When read, its content is "0".	—

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 15.1.5.2 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 1

### 15.1.6 Simultaneous Sample Sweep Mode


In simultaneous sample sweep mode, analog voltage is applied to the selected pins are converted one-by-one to a digital code. At this time, the input voltage of AN0 and AN1 are sampled simultaneously using two circuits of sample and hold circuit. Table 15.1.6.1 shows the simultaneous sample sweep mode specifications. Figure 15.1.6.1 shows the operation example in simultaneous sample sweep mode. Figure 15.1.6.2 shows ADCON0 to ADCON2 registers and Figure 15.1.6.3 shows ADTRGCON registers in simultaneous sample sweep mode. Table 15.1.6.2 shows the trigger select bit setting in simultaneous sample sweep mode. In simultaneous sample sweep mode, Timer B0 underflow can be selected as a trigger by combining software trigger,  $\overline{\text{ADTRG}}$  trigger, Timer B2 underflow, Timer B2 interrupt generation frequency setting counter underflow or A/D trigger mode of Timer B.

**Table 15.1.6.1 Simultaneous Sample Sweep Mode Specifications**

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to the selected pins is converted one-by-one to a digital code. At this time, the input voltage of AN0 and AN1 are sampled simultaneously.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger) Set the ADST bit in the ADCON0 register to "1" (A/D conversion started) When the TRG bit in the ADCON0 register is "1" (hardware trigger) The trigger is selected by TRG1 and HPTRG0 bits (See <b>Table 15.1.6.2</b> ) The $\overline{\text{ADTRG}}$ pin input changes state from "H" to "L" after setting the ADST bit to "1" (A/D conversion started) Timer B0, B2 or Timer B2 interrupt generation frequency setting counter underflow after setting the ADST bit to "1" (A/D conversion started)
A/D Conversion Stop Condition	A/D conversion completed (If selecting software trigger, the ADST bit is automatically set to "0" ). Set the ADST bit to "0" (A/D conversion halted)
Interrupt Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins) (Note 1)
Readout of A/D conversion result	Readout one of the AN0 to AN7 registers that corresponds to the selected pin

Note 1. AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7.

However, all input pins need to belong to the same group.



**Figure 15.1.6.1 Operation Example in Simultaneous Sample Sweep Mode**

A/D control register 0 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3	1		
b2	0		
b1			
b0			

Bit symbol	Bit name	Function	RW
CH0	Analog Input Pin Select Bit	Invalid in simultaneous sample sweep mode	RW
CH1			RW
CH2			RW
MD0	A/D Operation Mode Select Bit 0	b4 b3 1 0 : Single sweep mode or simultaneous sample sweep mode	RW
MD1			RW
TRG	Trigger Select Bit	Refer to Table 15.1.6.2 Trigger Select Bit Setting in Simultaneous Sample Sweep Mode	RW
ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	Frequency Select Bit 0	Refer to Table 15.2 A/D Conversion Frequency Select	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D control register 1 (Note 1)

Bit	Symbol	Address	After reset
b7	0		
b6	0		
b5	1		
b4			
b3			
b2	0		
b1			
b0			

Bit symbol	Bit name	Function	RW	
SCAN0	A/D Sweep Pin Select Bit (Note2)	When selecting simultaneous sample sweep mode b1 b0 0 0 : AN0 to AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins)	RW	
SCAN1			RW	
MD2	A/D Operation Mode Select Bit 1		0 : Any mode other than repeat sweep mode 1	RW
BITS	8/10-Bit Mode Select Bit		0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency Select Bit 1	Refer to Table 15.2 A/D Conversion Frequency Select	RW	
VCUT	VREF Connect Bit (Note 3)	1 : VREF connected	RW	
(b7-b6)	Reserved Bit	Set to "0"	RW	

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7.

Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

A/D control register 2 (Note 1)


Bit	Symbol	Address	After reset
b7	X		
b6	X		
b5			
b4			
b3	0		
b2			
b1			
b0	1		

Bit symbol	Bit name	Function	RW	
SMP	A/D Conversion Method Select Bit	Set to "1" in simultaneous sample sweep mode	RW	
ADGSEL0	A/D Input Group Select Bit	b2 b1 0 0 : Select port P10 group (ANi) 0 1 : Select port P9 group (AN3i) 1 0 : Select port P0 group (AN0i) 1 1 : Select port P1/P9 group (AN2i)	RW	
ADGSEL1			RW	
(b3)	Reserved Bit		Set to "0"	RW
CKS2	Frequency Select Bit 2		Refer to Table 15.2 A/D Conversion Frequency Select	RW
TRG1	Trigger select bit 1	Refer to Table 15.1.6.2 Trigger Select Bit Setting in Simultaneous Sample Sweep Mode	RW	
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—	

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 15.1.6.2 ADCON0 to ADCON2 Registers for Simultaneous Sample Sweep Mode



**Figure 15.1.6.3 ADTRGCON Register in Simultaneous Sample Sweep Mode**

TRG	TRG1	HPTRG0	TRIGGER
0	-	-	Software trigger
1	-	1	Timer B0 underflow (Note 1)
1	0	0	$\overline{\text{ADTRG}}$
1	1	0	Timer B2 or Timer B2 interrupt generation frequency setting counter underflow (Note 2)

Note 1. A count can be started for Timer B2, Timer B2 interrupt generation frequency setting counter underflow or the INT5 pin falling edge as count start conditions of Timer B0.

Note 2. Select Timer B2 or Timer B2 interrupt generation frequency setting counter using the TB2SEL bit in the TB2SC register.

**Table 15.1.6.2 Trigger Select Bit Setting in Simultaneous Sample Sweep Mode**

### 15.1.7 Delayed Trigger Mode 0

In delayed trigger mode 0, analog voltage is applied to the selected pins are converted one-by-one to a digital code. The delayed trigger mode 0 used in combination with A/D trigger mode of Timer B. The Timer B0 underflow starts a single sweep conversion. After completing the AN<sub>0</sub> pin conversion, the AN<sub>1</sub> pin is not sampled and converted until the Timer B1 underflow is generated. When the Timer B1 underflow is generated, the single sweep conversion is restarted with the AN<sub>1</sub> pin. Table 15.1.7.1 shows the delayed trigger mode 0 specifications. Figure 15.1.7.1 shows the operation example in delayed trigger mode 0. Figure 15.1.7.2 and Figure 15.1.7.3 show each flag operation in the ADSTAT0 register that corresponds to the operation example. Figure 15.1.7.4 shows the ADCON0 to ADCON2 registers in delayed trigger mode 0. Figure 15.1.7.5 shows the ADTRGCON register in delayed trigger mode 0 and Table 15.1.7.2 shows the trigger select bit setting in delayed trigger mode 0.

**Table 15.1.7.1 Delayed Trigger Mode 0 Specifications**

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to the input voltage of the selected pins are converted one-by-one to the digital code. Timer B0 under flow generation starts AN <sub>0</sub> pin conversion. Timer B1 underflow generation starts conversion after the AN <sub>1</sub> pin. (Note 1)
A/D Conversion Start	<p>AN<sub>0</sub> pin conversion start condition</p> <ul style="list-style-type: none"> <li>•When Timer B0 underflow is generated if Timer B0 underflow is generated again before Timer B1 underflow is generated , the conversion is not affected</li> <li>•When Timer B0 underflow is generated during A/D conversion of pins after the AN<sub>1</sub> pin, conversion is halted and the sweep is restarted from AN<sub>0</sub></li> </ul> <p>AN<sub>1</sub> pin conversion start condition</p> <ul style="list-style-type: none"> <li>•When Timer B1 underflow is generated during A/D conversion of the AN<sub>0</sub> pin, the input voltage of the AN<sub>1</sub> pin is sampled. The AN<sub>1</sub> conversion and the rest of the sweep start when AN<sub>0</sub> conversion is completed.</li> </ul>
A/D Conversion Stop Condition	<ul style="list-style-type: none"> <li>•When single sweep conversion from the AN<sub>0</sub> pin is completed</li> <li>•Set the ADST bit to "0" (A/D conversion halted)(Note 2)</li> </ul>
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN <sub>0</sub> to AN <sub>1</sub> (2 pins), AN <sub>0</sub> to AN <sub>3</sub> (4 pins), AN <sub>0</sub> to AN <sub>5</sub> (6 pins) and AN <sub>0</sub> to AN <sub>7</sub> (8 pins)(Note 3)
Readout of A/D Conversion Result	Readout one of the AN <sub>0</sub> to AN <sub>7</sub> registers that corresponds to the selected pins

Note 1: Set the larger value than the value of the timer B0 register to the timer B1 register.

Note 2. Do not write "1" (A/D conversion started) to the ADST bit in delayed trigger mode 0. When write "1", unexpected interrupts may be generated.

Note 3. AN<sub>00</sub> to AN<sub>07</sub>, AN<sub>20</sub> to AN<sub>27</sub>, and AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>. However, all input pins need to belong to the same group.




Figure 15.1.7.1 Operation Example in Delayed Trigger Mode 0




Figure 15.1.7.2 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 0 (1)




Figure 15.1.7.3 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 0 (2)



A/D control register 0 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4	0		
b3	0		
b2	1		
b1	1		
b0	1		

Bit symbol	Bit name	Function	RW
CH0	Analog Input Pin Select Bit	b2 b1 b0 1 1 1 : Set to "111b" in delayed trigger mode 0	RW
CH1			RW
CH2			RW
MD0	A/D Operation Mode Select Bit 0	b4 b3 0 0 : One-shot mode or delayed trigger mode 0,1	RW
MD1			RW
TRG	Trigger Select Bit	Refer to Table 15.1.7.2 Trigger Select Bit Setting in Delayed Trigger Mode 0	RW
ADST	A/D Conversion Start Flag (Note 2)	0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	Frequency Select Bit 0	Refer to Table 15.2 A/D Conversion Frequency Select	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: Do not write "1" in delayed trigger mode 0. When write, set to "0".

A/D control register 1 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5	0		
b4	1		
b3			
b2			
b1	0		
b0	0		

Bit symbol	Bit name	Function	RW
SCAN0	A/D Sweep Pin Select Bit (Note2)	When selecting delayed trigger sweep mode 0 b1 b0 0 0 : AN0 to AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins)	RW
SCAN1			RW
MD2	A/D Operation Mode Select Bit 1	0 : Any mode other than repeat sweep mode 1	RW
BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency Select Bit 1	Refer to Table 15.2 A/D Conversion Frequency Select	RW
VCUT	VREF Connect Bit (Note 3)	1 : VREF connected	RW
(b7-b6)	Reserved Bit	Set to "0"	RW

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: AN0 to AN7, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7.

Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

A/D control register 2 (Note 1)

Bit	Symbol	Address	After reset
b7	×		
b6	×		
b5			
b4			
b3	0		
b2			
b1			
b0	1		

Bit symbol	Bit name	Function	RW
SMP	A/D Conversion Method Select Bit (Note 2)	1 : With sample and hold	RW
ADGSEL0	A/D Input Group Select Bit	b2 b1 0 0 : Select port P10 group (ANi) 0 1 : Select port P9 group (AN3i) 1 0 : Select port P0 group (AN0i) 1 1 : Select port P1/P9 group (AN2i)	RW
ADGSEL1			RW
(b3)	Reserved Bit	Set to "0"	RW
CKS2	Frequency Select Bit 2	Refer to Table 15.2 A/D Conversion Frequency Select	RW
TRG1	Trigger Select Bit 1	Refer to Table 15.1.7.2 Trigger Select Bit Setting in Delayed Trigger Mode 0	RW
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: Set to "1" in delayed trigger mode 0.

Figure 15.1.7.4 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 0




Figure 15.1.7.5 ADTRGCON Register in Delayed Trigger Mode 0

Table 15.1.7.2 Trigger Select Bit Setting in Delayed Trigger Mode 0

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	0	1	1	Timer B0, B1 underflow

### 15.1.8 Delayed Trigger Mode 1

In delayed trigger mode 1, analog voltages applied to the selected pins are converted one-by-one to a digital code. When the input of the  $\overline{\text{ADTRG}}$  pin (falling edge) changes state from “H” to “L”, a single sweep conversion is started. After completing the AN<sub>0</sub> pin conversion, the AN<sub>1</sub> pin is not sampled and converted until the second  $\overline{\text{ADTRG}}$  pin falling edge is generated. When the second  $\overline{\text{ADTRG}}$  falling edge is generated, the single sweep conversion of the pins after the AN<sub>1</sub> pin is restarted. Table 15.1.8.1 shows the delayed trigger mode 1 specifications. Figure 15.1.8.1 shows the operation example of delayed trigger mode 1. Figure 15.1.8.2 to Figure 15.1.8.3 show each flag operation in the ADSTAT0 register that corresponds to the operation example. Figure 15.1.8.4 shows the ADCON0 to ADCON2 registers in delayed trigger mode 1. Figure 15.1.8.5 shows the ADTRGCON register in delayed trigger mode 1 and Table 15.1.8.2 shows the trigger select bit setting in delayed trigger mode 1.

**Table 15.1.8.1 Delayed Trigger Mode 1 Specifications**

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltages applied to the selected pins are converted one-by-one to a digital code. At this time, the $\overline{\text{ADTRG}}$ pin falling edge starts AN <sub>0</sub> pin conversion and the second $\overline{\text{ADTRG}}$ pin falling edge starts conversion of the pins after AN <sub>1</sub> pin
A/D Conversion Start Condition	AN <sub>0</sub> pin conversion start condition The $\overline{\text{ADTRG}}$ pin input changes state from “H” to “L” (falling edge)(Note 1) AN <sub>1</sub> pin conversion start condition (Note 2) The $\overline{\text{ADTRG}}$ pin input changes state from “H” to “L” (falling edge) •When the second $\overline{\text{ADTRG}}$ pin falling edge is generated during A/D conversion of the AN <sub>0</sub> pin, input voltage of AN <sub>1</sub> pin is sampled or after the time of $\overline{\text{ADTRG}}$ falling edge. The conversion of AN <sub>1</sub> and the rest of the sweep starts when AN <sub>0</sub> conversion is completed. •When the $\overline{\text{ADTRG}}$ pin falling edge is generated again during single sweep conversion of pins after the AN <sub>1</sub> pin, the conversion is not affected
A/D Conversion Stop Condition	•A/D conversion completed •Set the ADST bit to “0” (A/D conversion halted)(Note 3)
Interrupt Request Generation Timing	Single sweep conversion completed
Analog Input Pin	Select from AN <sub>0</sub> to AN <sub>1</sub> (2 pins), AN <sub>0</sub> to AN <sub>3</sub> (4 pins), AN <sub>0</sub> to AN <sub>5</sub> (6 pins) and AN <sub>0</sub> to AN <sub>7</sub> (8 pins)(Note 4)
Readout of A/D Conversion Result	Readout one of the AN <sub>0</sub> to AN <sub>7</sub> registers that corresponds to the selected pins

Note 1: When a third  $\overline{\text{ADTRG}}$  pin falling edge is generated again during A/D conversion, its trigger is ignored.

Note 2: The  $\overline{\text{ADTRG}}$  pin falling edge is detected synchronized with the operation clock  $\phi_{\text{AD}}$ . Therefore, when the  $\overline{\text{ADTRG}}$  pin falling edge is generated in shorter periods than  $\phi_{\text{AD}}$ , the second  $\overline{\text{ADTRG}}$  pin falling edge may not be detected. Do not generate the  $\overline{\text{ADTRG}}$  pin falling edge in shorter periods than  $\phi_{\text{AD}}$ .

Note 3: Do not write “1” (A/D conversion started) to the ADST bit in delayed trigger mode 1. When write “1”, unexpected interrupts may be generated.

Note 4: AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>. However, all input pins need to belong to the same group.




Figure 15.1.8.1 Operation Example in Delayed Trigger Mode1




Figure 15.1.8.2 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 1 (1)




Figure 15.1.8.2 Each Flag Operation in  $\text{ADSTAT0}$  Register Associated with the Operation Example in Delayed Trigger Mode 1 (2)

A/D control register 0 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Symbol: ADCON0, Address: 03D6<sub>16</sub>, After reset: 00000XXX<sub>2</sub>

Bit symbol	Bit name	Function	RW
CH0	Analog Input Pin Select Bit	b2 b1 b0 1 1 1 : Set to "111b" in delayed trigger mode 1	RW
CH1			RW
CH2			RW
MD0	A/D Operation Mode Select Bit 0	b4 b3 0 0 : One-shot mode or delayed trigger mode	RW
MD1			0, 1
TRG	Trigger Select Bit	Refer to Table 15.1.8.2 Trigger Select Bit Setting in Delayed Trigger Mode 1	RW
ADST	A/D Conversion Start Flag (Note 2)	0 : A/D conversion disabled 1 : A/D conversion started	RW
CKS0	Frequency Select Bit 0	Refer to Table 15.2 A/D Conversion Frequency Select	RW

Note 1: If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: Do not write "1" in delayed trigger mode 1. When write, set to "0".

A/D control register 1 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Symbol: ADCON1, Address: 03D7<sub>16</sub>, After reset: 00<sub>16</sub>

Bit symbol	Bit name	Function	RW
SCAN0	A/D Sweep Pin Select Bit (Note 2)	When selecting delayed trigger mode 1 b1 b0 0 0 : AN <sub>0</sub> to AN <sub>1</sub> (2 pins) 0 1 : AN <sub>0</sub> to AN <sub>3</sub> (4 pins) 1 0 : AN <sub>0</sub> to AN <sub>5</sub> (6 pins) 1 1 : AN <sub>0</sub> to AN <sub>7</sub> (8 pins)	RW
SCAN1			RW
MD2	A/D Operation Mode Select Bit 1	0 : Any mode other than repeat sweep mode 1	RW
BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency Select Bit 1	Refer to Table 15.2 A/D Conversion Frequency Select	RW
VCUT	VREF Connect Bit (Note 3)	1 : VREF connected	RW
(b7-b6)	Reserved Bit	Set to "0"	RW

Note 1: If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: AN<sub>0</sub> to AN<sub>7</sub>, AN<sub>20</sub> to AN<sub>27</sub>, and AN<sub>30</sub> to AN<sub>32</sub> can be used in the same way as AN<sub>0</sub> to AN<sub>7</sub>.

Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

A/D control register 2 (Note 1)

Bit	Symbol	Address	After reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			


Symbol: ADCON2, Address: 03D4<sub>16</sub>, After reset: 00<sub>16</sub>

Bit symbol	Bit name	Function	RW
SMP	A/D Conversion Method Select Bit (Note 2)	1 : With sample and hold	RW
ADGSEL0	A/D Input Group Select Bit	b2 b1 0 0 : Select port P10 group (AN <sub>i</sub> ) 0 1 : Select port P9 group (AN <sub>3</sub> ) 1 0 : Select port P0 group (AN <sub>0</sub> ) 1 1 : Select port P1/P9 group (AN <sub>2</sub> )	RW
ADGSEL1			RW
(b3)	Reserved Bit	Set to "0"	RW
CKS2	Frequency Select Bit 2	Refer to Table 15.2 A/D Conversion Frequency Select	RW
TRG1	Trigger Select Bit 1	Refer to Table 15.1.8.2 Trigger Select Bit Setting in Delayed Trigger Mode 1	RW
(b7-b6)	Nothing is assigned. When write, set to "0". When read, its content is "0".		—

Note 1: If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Note 2: Set to "1" in delayed trigger mode 1.

Figure 15.1.8.4 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 1



**Figure 15.1.8.5 ADTRGCON Register in Delayed Trigger Mode 1**

**Table 15.1.8.2 Trigger Select Bit Setting in Delayed Trigger Mode 1**

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	1	0	0	ADTRG



## 15.2 Resolution Select Function

The BITS bit in the ADCON1 register determines the resolution. When the BITS bit is set to “1” (10-bit precision), the A/D conversion result is stored into bits 0 to 9 in the ADi register (i=0 to 7). When the BITS bit is set to “0” (8-bit precision), the A/D conversion result is stored into bits 0 to 7 in the ADi register.

## 15.3 Sample and Hold

When the SMP bit in the ADCON 2 register is set to “1” (with the sample and hold function), A/D conversion rate per pin increases to 28  $\phi$ AD cycles for 8-bit resolution or 33  $\phi$ AD cycles for 10-bit resolution. The sample and hold function is available in one-shot mode, repeat mode, single sweep mode, repeat sweep mode 0 and repeat sweep mode 1. In these modes, start A/D conversion after selecting whether the sample and hold circuit is to be used or not.

Set the SMP bit to “1” (with sample and hold) in simultaneous sample sweep mode, delayed trigger mode 0 and delayed trigger mode 1.

## 15.4 Current Consumption Reducing Function

When the A/D converter is not used, the VCUT bit in the ADCON1 register isolates the resistor ladder of the A/D converter from the reference voltage input pin (VREF). Power consumption is reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to “1” (VREF connected) before setting the ADST bit in the ADCON0 register to “1” (A/D conversion started). Do not set the ADST bit and VCUT bit to “1” simultaneously, nor set the VCUT bit to “0” (VREF unconnected) during A/D conversion.

## 15.5 Analog Input Pin and External Sensor Equivalent Circuit Example

Figure 15.5.1 shows an example of the analog input pin and external sensor equivalent circuit.




Figure 15.5.1 Analog Input Pin and External Sensor Equivalent Circuit

## 15.6 Precautions of Using A/D Converter

- (1) Set the bit in the port direction register, which corresponds to the pin being used as the analog input, to "0" (input mode). Set the bit in the port direction register, which corresponds to pin  $\overline{ADTRG}$ , to "0" (input mode) if the external trigger is used.
- (2) When using a key input interrupt, do not use pins AN4 to AN7 as analog input pins (key input interrupt request is generated when the A/D input voltage is "L").
- (3) Insert capacitors between pins AVCC, VREF, analog input pin (AN<sub>i</sub> (i=0 to 7), AN<sub>0i</sub> and AN<sub>2i</sub>) and AVSS to prevent latch-ups and malfunctions due to noise, and to minimize conversion errors. The same applies to pins Vcc and Vss. Figure 15.6.1 shows the procedure of each pin.
- (4) Incorrect values are stored in the AD<sub>i</sub> register (i=0 to 7) if the CPU reads the AD<sub>i</sub> register while the AD<sub>i</sub> register is storing results from a completed A/D conversion. This occurs when a divided main clock or a sub clock is selected as the CPU clock.
  - In one-shot mode or single sweep mode, simultaneous sample sweep mode and delayed trigger mode 0, 1, read the corresponding AD<sub>i</sub> register after verifying that the A/D conversion has been completed. (The completion of the A/D conversion can be determined by the IR bit in the ADIC register).
  - In repeat mode, repeat sweep mode 0 and repeat sweep mode 1, use an undivided main clock as the CPU clock.
- (5) Conversion results of the A/D converter are indeterminate, if the ADST bit in the ADCON0 register is set to "0" (A/D conversion halted) and the conversion is forcibly terminated, by program during A/D conversion. AD<sub>i</sub> registers not operating A/D conversion may also be indeterminate. If the ADST bit is changed to "0" by program, during the A/D conversion, do not use any values obtained from the AD<sub>i</sub> registers.




Figure 15.6.1 VCC, VSS, AVCC, AVSS, VREF and AN<sub>i</sub> Connections

## 16. Multi-master I<sup>2</sup>C bus Interface

The multi-master I<sup>2</sup>C bus interface is a serial communication circuit based on Philips I<sup>2</sup>C bus data transfer format. 2 independent channels, with both arbitration lost detection and synchronous functions, are built in for the multi-master serial communication. Figure 16.1 shows a block diagram of the multi-master I<sup>2</sup>C bus interface and Table 16.1 lists the multi-master I<sup>2</sup>C bus interface functions.

The multi-master I<sup>2</sup>C bus interface consists of the I<sup>2</sup>C0 address register, the I<sup>2</sup>C0 data shift register, the I<sup>2</sup>C0 clock control register, the I<sup>2</sup>C0 control register 1, I<sup>2</sup>C0 control register 2, the I<sup>2</sup>C0 status register, the I<sup>2</sup>C0 start/stop condition control register and other control circuits.

Figure 16.2 to 16.8 show the registers associated with the multi-master I<sup>2</sup>C bus.

**Table 16.1 Multi-master I<sup>2</sup>C bus interface functions**

Item	Function
Format	Based on Philips I <sup>2</sup> C bus standard: 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	Based on Philips I <sup>2</sup> C bus standard: Master transmit Master receive Slave transmit Slave receive
SCL clock frequency	16.1kHz to 400kHz (at V <sub>IIC</sub> <sup>(Note 1)</sup> = 4MHz)

Note 1. V<sub>IIC</sub>=I<sup>2</sup>C system clock




Figure 16.1 Block diagram of multi-master I<sup>2</sup>C bus interface




Figure 16.2 I<sup>2</sup>C0 address register




Figure 16.3 I<sup>2</sup>C0 data shift register, I<sup>2</sup>C0 clock control register




Figure 16.4 I<sup>2</sup>C0 control register 0





Figure 16.5 I<sup>2</sup>C0 status register





**Figure 16.6 I<sup>2</sup>C0 control register 1**




Figure 16.7 I<sup>2</sup>C0 control register 2




Figure 16.8 I<sup>2</sup>C0 start/stop condition control register

Table 16.2 Recommended setting value (SSC4 - SSC0) start/stop condition at each oscillation frequency

Oscillation f <sub>1</sub> (MHz)	I <sup>2</sup> C bus system clock select	I <sup>2</sup> C bus system clock(MHz)	SSC4-SSC0	SCL release time(cycle)	Setup time (cycle)	Hold time (cycle)
10	1 / 2f <sub>1</sub>	5	XXX11110	6.2 μs (31)	3.2 μs (16)	3.0 μs (15)
8	1 / 2f <sub>1</sub>	4	XXX11010	6.75 μs(27)	3.5 μs (14)	3.25 μs(13)
			XXX11000	6.25 μs(25)	3.25 μs (13)	3.0 μs (12)
8	1 / 8f <sub>1</sub>	1	XXX00100	5.0 μs (5)	3.0 μs (3)	2.0 μs (2)
4	1 / 2f <sub>1</sub>	2	XXX01100	6.5 μs (13)	3.5 μs (7)	3.0 μs (6)
			XXX01010	5.5 μs (11)	3.0 μs (6)	2.5 μs (5)
2	1 / 2f <sub>1</sub>	1	XXX00100	5.0 μs (5)	3.0 μs (3)	2.0 μs (2)

Note: Do not set odd values or "00000<sub>2</sub>" to START/STOP condition setting bits(SSC4 to SSC0)

### 16.1 I<sup>2</sup>C0 Data Shift Register (S00 register)

The I<sup>2</sup>C0 data shift register (address 02E016) is the 8-bit shift register to store the receive data and the write transmit data. When the transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register is shifted by one bit to the left. When the data is received, it is input to this register from the bit 0 in synchronization with the SCL clock, and each time the one-bit data is input, the data of this register is shifted by one bit to the left. Figure 16.9 shows the timing which stores the receive data to this register. The I<sup>2</sup>C0 data shift register is in a write enable status only when the I<sup>2</sup>C bus interface enable bit (ES0 bit : bit 3 of address 02E316) of the I<sup>2</sup>C0 control register 0 is "1". The bit counter is reset by a write instruction to the I<sup>2</sup>C0 data shift register. When both the ES0 bit and the MST bit in the I<sup>2</sup>C0 status register (address 02E816) are "1", the SCL is output by a write instruction to the I<sup>2</sup>C0 data shift register. Reading data from the I<sup>2</sup>C0 data shift register is always enabled regardless of the ES0 bit value.




Figure 16.9 The timing of receiving data stored to I<sup>2</sup>C0 data shift register

### 16.2 I<sup>2</sup>C0 Address Register (S0D0 register)

This register consists of 7 bits of SAD6 to SAD0. At the addressing format which detects the slave address automatically, the contents of SAD6 to SAD0 are compared with the address data to be received.

### 16.3 I<sup>2</sup>C0 Clock Control Register (S20 register)

The I<sup>2</sup>C0 clock control register (address 02E416) is used to set the ACK control, SCL mode and the SCL frequency.

#### 16.3.1 Bits 0 to 4: SCL frequency control bits (CCR0–CCR4)

These bits control the SCL frequency. See **Table 16.3 Set values of I<sup>2</sup>C0 clock control register and SCL frequency.**

#### 16.3.2 Bit 5: SCL mode specification bit (FAST MODE)

This bit specifies SCL mode. When this bit is set to “0”, Standard clock mode is selected. When the bit is set to “1”, high-speed clock mode is selected. When connecting to the bus with high-speed mode I<sup>2</sup>C bus standard (maximum 400 kbits/s), set 4 MHz or more to the I<sup>2</sup>C system clock(V<sub>IIC</sub>).

#### 16.3.3 Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock<sup>(Note 1)</sup> is generated. When this bit is set to “0”, ACK return mode is selected and the SDA goes to “L” at the ACK clock generation. When the bit is set to “1”, ACK non-return mode is selected. The SDA is held in the “H” status at the ACK clock generation. However, when the address data is received at the ACK BIT=0 and the slave address matches with the address data, the SDA is automatically set to “L” (ACK is returned). If the slave address does not match with the address data, the SDA is automatically set to “H” (ACK is not returned).

Note 1. ACK clock: Clock for acknowledgment

#### 16.3.4 Bit 7: ACK clock bit (ACK)

This bit specifies mode of acknowledgment for responses to transfer data. When this bit is set to “0”, no ACK clock mode is selected. In this case, the ACK clock is not generated after the data transmit. When the bit is set to “1”, ACK clock mode is selected and the master generates an ACK clock at the completion of each 1-byte data transfer. The device for transmitting the address data and the control data releases the SDA at the ACK clock generation (set the SDA to “H”) and receives the ACK bit generated by the data receive device.

**Note .** Do not rewrite the data into the I<sup>2</sup>C0 clock control register other than the ACK bit (ACKBIT) during the transfer. If data is written during the transfer, the I<sup>2</sup>C bus clock circuit is reset and the data can not be transferred normally.

**Table 16.3 Set values of I<sup>2</sup>C0 clock control register and SCL frequency**

Setting value of CCR4 to CCR0					SCL frequency (at V <sub>IIC</sub> =4MHz, unit : kHz) (Note 1)	
CCR4	CCR3	CCR2	CCR1	CCR0	Standard clock mode	High-speed clock mode
0	0	0	0	0	Setting disabled	Setting disabled
0	0	0	0	1	Setting disabled	Setting disabled
0	0	0	1	0	Setting disabled	Setting disabled
0	0	0	1	1	- (Note 2)	333
0	0	1	0	0	- (Note 2)	250
0	0	1	0	1	100	400 (Note 3)
0	0	1	1	0	83.3	166
↓	↓	↓	↓	↓	500 / CCR value (Note 3)	1000 / CCR value (Note 3)
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

**Note 1:** The duty of the SCL clock output is 50 %. The duty becomes 35 to 45 % only when high-speed clock mode is selected and the CCR value = 5 (400 kHz, at V<sub>IIC</sub> = 4 MHz). “H” duration of the clock fluctuates from -4 to +2 I<sup>2</sup>C system clock cycles in standard clock mode, and fluctuates from -2 to +2 I<sup>2</sup>C system clock cycles in high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because the “L” is extended instead of “H” reduction. These are the values when the SCL clock synchronization by the synchronous function is not performed. The CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCR0.

**Note 2:** Each value of the SCL frequency exceeds the limit at V<sub>IIC</sub> = 4 MHz or more. When using these setting values, use V<sub>IIC</sub> = 4 MHz or less. Refer to **Figure 16.6 I<sup>2</sup>C system clock select bits (bit 6 and 7 of I<sup>2</sup>C control register 1) on V<sub>IIC</sub>.**

**Note 3:** The data formula of SCL frequency is described below:

V<sub>IIC</sub>/(8 × CCR value) Standard clock mode

V<sub>IIC</sub>/(4 × CCR value) High-speed clock mode (CCR value ≠ 5)

V<sub>IIC</sub>/(2 × CCR value) High-speed clock mode (CCR value = 5)

Do not set 0 to 2 as the CCR value regardless of the V<sub>IIC</sub> frequency.

Set 100 kHz (max.) in standard clock mode and 400 kHz (max.) in high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCR0.

## 16.4 I<sup>2</sup>C0 Control Register 0 (S1D0 register)

The I<sup>2</sup>C0 control register 0 (address 02E3<sub>16</sub>) controls the data communication format.

### 16.4.1 Bits 0 to 2: Bit counter (BC0–BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. The I<sup>2</sup>C bus interface interrupt request signal is generated immediately after the number of count specified with these bits (the ACK clock is added to the number of count when the ACK clock is selected by the ACK bit (bit 7 of address 02E4<sub>16</sub>)) have been transferred, and the BC0 to BC2 are returned to “000<sub>2</sub>”.

Also when a START condition is detected, these bits become “000<sub>2</sub>” and the address data is always transmitted and received in 8 bits.

### 16.4.2 Bit 3: I<sup>2</sup>C interface enable bit (ES0)

This bit enables to use the multi-master I<sup>2</sup>C bus interface. When this bit is set to “0”, the interface is disabled and the SDA and the SCL become high-impedance. When the bit is set to “1”, the interface is enabled.

When the ES0 bit is set to “0”, the following is performed.

- 1) Set MST = 1, TRX = 0, PIN = 1, BB = 0, AL = 0, AAS = 0, and ADR0 = 0, of the I<sup>2</sup>C0 status register (Address : 02E8<sub>16</sub>)
- 2) Writing the data into the I<sup>2</sup>C0 data shift register (Address : 02E0<sub>16</sub>) is disabled.
- 3) The TOF bit in the I<sup>2</sup>C0 control register (Address : 02E7<sub>16</sub>) is cleared to “0”
- 4) The I<sup>2</sup>C system clock (V<sub>IIC</sub>) is stopped and the internal counter, flags are initialized.

### 16.4.3 Bit 4: Data format select bit (ALS)

This bit decides if the recognition of the slave address is processed or not. When this bit is set to “0”, the addressing format is selected and the address data is recognized. The transfer will be processed only when a comparison is matched between the slave address and the address data or a general call is received (Refer to **Figure 16.5 I<sup>2</sup>C0 status register: the item of bit 1, general call detection flag**). When this bit is set to “1”, the free data format is selected and the slave address is not recognized.

### 16.4.4 Bit 6: I<sup>2</sup>C bus interface reset bit (IHR)

The bit is used to reset the I<sup>2</sup>C bus interface circuit when the abnormal communication occurs.

When the ES0 bit is “1” (I<sup>2</sup>C bus interface is enabled), writing “1” to the IHR bit resets H/W.

Flags are processed as follows:

- 1) Set MST = 0, TRX = 0, PIN = 1, BB = 0, AL = 0, AAS = 0, and ADR0 = 0, of I<sup>2</sup>C0 status register (Address : 02E8<sub>16</sub>)
- 2) The TOF bit of the I<sup>2</sup>C0 control register 2 (Address : 02E7<sub>16</sub>) is cleared to “0”
- 3) The internal counter, flags are initialized.

After writing “1” to the IHR bit, the circuit reset processing is finished in Max. 2.5 V<sub>IIC</sub> cycles and the IHR bit is automatically cleared to “0”. Figure 16.10 shows the reset timing.

### 16.4.5 Bit 7: I<sup>2</sup>C bus interface pin input level select bit (TISS)

This bit selects the input level of the SCL and SDA pins of the multi-master I<sup>2</sup>C bus interface. When this bit is set to "1", the P20 and P21 become the SMBus input level.




Figure 16.10 The timing of reset to the I<sup>2</sup>C bus interface circuit



## 16.5 I<sup>2</sup>C0 Status Register (S10 register)

The I<sup>2</sup>C0 status register (address 02E8<sub>16</sub>) controls the I<sup>2</sup>C bus interface status. Use the lower-6 bit as read only if it is used for a status check.

### 16.5.1 Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for an ACK receive confirmation. If the ACK is returned when the ACK clock is generated, the LRB bit is set to "0". If the ACK is not returned, this bit is set to "1". Except in ACK mode, the last bit value of the received data is input. The bit is "0" by executing a write instruction to the I<sup>2</sup>C0 data shift register (address 02E0<sub>16</sub>).

### 16.5.2 Bit 1: General call detection flag (ADR0)

When the ALS bit is "0", this bit is set to "1" when a general call (Note 1), whose address data is all "0", is received in slave mode. By a general call of the master device, every slave device receives control data after the general call. The ADR0 bit is set to "0" by detecting the STOP condition, START condition and when the ES0 is "0", or reset.

Note 1. General call: The master transmits the general call address "00<sub>16</sub>" to all slaves.

### 16.5.3 Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of the address data when the ALS bit in the S1D0 register is "0". In slave receive mode, this bit is set to "1" in one of the following conditions:

- 7 bit of the address data matches the slave address stored in the S0D0 register.
- A general call is received.

The AAS flag is set to "0" in one of the following conditions:

- When the ES0 bit is set to "1", execute to write an instruction to the S00 register
- When the ES0 bit is set to "0".
- Execute to reset by the IHR bit in the S1D0 register.

### 16.5.4 Bit 3: Arbitration lost detection flag (AL)(Note 1)

When devices other than the microcomputer set the SDA to "L" in master transmit mode, the arbitration is judged to be lost and the AL bit is set to "1". At the same time, the TRX bit is set to "0". On Arbitration loss being detected, SCL is released immediately. Immediately after the byte transmit, whose arbitration is lost, is completed, the MST bit is set to "0". The arbitration lost can be detected only in master transmit mode. When the arbitration is lost during the slave address transmit, the TRX bit is set to "0" and the receive mode is set. Consequently, it is possible to detect the match between its own slave address and address data transmitted by another master devices. The bit becomes "0" if writing to the I<sup>2</sup>C0 data shift register (address 02E0<sub>16</sub>) when the ES0 bit is "1".

The bit also becomes "0" when the ES0 bit is set to "0" or when reset.

Do not write to S00 to clear the AL bit, delay write until master is ready for new transmit.

Note 1. Arbitration lost: The status is that communication as a master is disabled.

### 16.5.5 Bit 4: I<sup>2</sup>C bus interface interrupt request bit (PIN)

This bit generates an I<sup>2</sup>C bus interface interrupt request signal. After each byte data is transmitted, the PIN bit is changed from “1” to “0”. At the same time, an I<sup>2</sup>C bus interface interrupt request signal is generated to the CPU. The PIN bit is set to “0” synchronized with the falling edge of the last internal transmit clock (the ACK clock in ACK clock enable mode, the 8th clock in ACK clock disable mode) and an interrupt request signal is generated synchronized with the falling edge of the PIN bit. When the PIN bit is “0”, SCL is kept in the “0” state and the clock generation is disabled. In ACK clock enable mode, and when the WIT bit in the S3D0 register is set to “1”, synchronized with the falling edge of the last bit clock and the ACK clock, the PIN bit becomes to “0” and the I<sup>2</sup>C bus interface interrupt request is generated (Refer to **Section 16.6.2 Bit1: Interrupt enable bit at the completion of data receive (WIT)**). Figure 16.11 shows the timing of the I<sup>2</sup>C bus interface interrupt request generation.

The PIN bit is set to “1” in one of the following conditions:

- Executing a write instruction to the S00 register (address 02E0<sub>16</sub>).
- Executing a write instruction to the S20 register (Address : 02E4<sub>16</sub>)  
(only when the WIT is “1” and the internal WAIT flag is “1”)
- When the ES0 bit is “0”
- At reset

The PIN bit is set to “0” in one of the following conditions:

- Immediately after the completion of the 1-byte data transmit (including arbitration lost is detected)
- Immediately after the completion of the 1-byte data receive
- In slave receive mode, with the ALS = 0 and immediately after the completion of the slave address match or the general call address receive
- In slave receive mode, with the ALS = 1 and immediately after the completion of the address data receive

### 16.5.6 Bit 5: Bus busy flag (BB)

This bit indicates the operating conditions of the bus system. When this bit is set to “0”, the bus system is not used and a START condition can be generated. The BB flag is set/reset by the SCL and the SDA pins input the signal regardless of master or slave mode. This flag is set to “1” by detecting the start condition, and is set to “0” by detecting the stop condition. The condition of these detections is followed by the start/stop condition setting bits (SSC4–SSC0) of the S2D0 register (address 02E5<sub>16</sub>). When the ES0 bit of the S1D0 register (address 02E3<sub>16</sub>) is “0” or reset, the BB flag is set to “0”. For the writing function to the BB flag, refer to **Section 16.9 START Condition Generation Method and 16.11 STOP Condition Generation Method** as described later.




Figure 16.11 Interrupt request signal generation timing

### 16.5.7 Bit 6: Communication mode select bit (transfer direction select bit: TRX)

This bit decides a transfer direction for the data communication. When this bit is “0”, receive mode is selected and the data from a transmit device is received. When the bit is “1”, transmit mode is selected and the address data and the control data are output onto the SDA synchronized with the clock generated on the SCL. This bit can be set/reset by software or hardware. This bit is set to “1” by hardware in the following condition:

- In slave mode with the ALS = 0, if the AAS flag is set to “1” after the address data receive and the received R/W bit is “1”.

This bit is set to “0” by hardware in one of the following conditions:

- When an arbitration lost is detected.
- When a STOP condition is detected.
- When a START condition is detected.
- When a start condition is disabled by the START condition duplicate protect function <sup>(1)</sup>.
- When a start condition is detected with MST = 0.
- When ACK non-return is detected with MST = 0.
- ES0 = 0.
- At reset

### 16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)

This bit is used for the master/slave select bit for the data communication. When this bit is “0”, the slave is specified, so that a START condition and a STOP condition are generated by the master are received. The data communication is performed synchronized with the clock generated by the master. When this bit is “1”, the master is specified and a START condition and a STOP condition are generated.

Additionally, the clocks required for the data communication are generated on the SCL.

This bit is set to “0” by hardware in one of the following conditions.

- Immediately after the completion of 1-byte data transfer, which lost the arbitration, when arbitration lost is detected.
- When a STOP condition is detected.
- When a START condition is detected.
- Writing a start condition is disabled by the start condition duplicate protect function (Note 1).
- At reset

#### Note 1. START condition duplicate protect function

The MST, TRX, and BB bits are set to “1” at the same time after confirming that the BB flag is “0” in the procedure of a START condition generation. However, when a START condition generation by other master devices and the BB flag is set to “1” immediately after the contents of the BB flag are confirmed, the START condition duplicate protect function makes the writing to the MST and TRX bits invalid. The duplicate protect function becomes valid from the rising of the BB flag to receive completion of the slave address. Refer to **Section 16.9 START Condition Generation Method** for details.

## 16.6 I<sup>2</sup>C0 control register 1 (S3D0 register)

I<sup>2</sup>C0 control register 1 (address 02E616) controls I<sup>2</sup>C bus interface circuit.

### 16.6.1 Bit 0 : Interrupt enable bit by STOP condition (SIM )

This bit enables the I<sup>2</sup>C bus interface to request an I<sup>2</sup>C bus interface interrupt by detecting a STOP condition. If the bit set to “1”, an interrupt request from the I<sup>2</sup>C bus interface is generated by detecting a STOP condition ( There is no change for the PIN flag)

### 16.6.2 Bit 1: Interrupt enable bit at the completion of data receive (WIT)

When with ACK mode (ACK bit = 1) is specified, by the interrupt enable (WIT bit = 1) at the completion of data receive, the I<sup>2</sup>C bus interface interrupt request is generated and the PIN bit becomes “0” synchronized with the falling edge of the last data bit clock. The SCL becomes “L” and the ACK clock generation is suppressed.

Table 16.4 and Figure 16.12 show the I<sup>2</sup>C bus interrupt request timing and the communication restart method. After the communication restart, synchronized with the falling edge of ACK clock, the PIN bit becomes “0” again and the I<sup>2</sup>C bus interface interrupt request is generated.

**Table16.4 Timing of interrupt generation in data receive**

I <sup>2</sup> C bus interrupt generation timing	Communication restart method
1) Synchronized with the falling edge of the last data bit clock	The execution of writing to ACK bit of I <sup>2</sup> C0 clock control register. Follow this by a register write to set PIN bit = 1. (Do not write to the I <sup>2</sup> C0 data shift register. The ACK clock operation can be incorrect.)
2) Synchronized with the falling edge of the ACK clock	The execution of writing to the I <sup>2</sup> C0 data shift register

The state of the internal WAIT flag can be read out by reading the WIT bit. The internal WAIT flag is set after writing to the I<sup>2</sup>C0 data shift register, and it is reset after writing to the I<sup>2</sup>C0 clock control register. Consequently, the I<sup>2</sup>C bus interface interrupt request generated by the timing 1) or 2) can be determined. (See **Figure 16.12 The timing of the interrupt generation at the completion of data receive.**) In the cases of transmit and the address data receive immediately after the START condition, the I<sup>2</sup>C bus interface interrupt request is only generated at the falling edge of the ACK clock regardless of the value of the WIT bit and the WAIT flag remains the reset state. Write “0” to the WIT bit when in NACK is specified. (ACK bit = 0)




Figure 16.12 The timing of the interrupt generation at the completion of the data receive

### 16.6.3 Bits 2,3 : Port function select bits PED, PEC

When the ES0 bit of the I<sup>2</sup>C0 control register 0 is set to “1”, P21 and P20 functions as SCL and SDA pins respectively. However, if the PED is set to “1”, the SDA functions as the output port so as to the SCL if the PEC is set to “1”. In this case, if “0” or “1” is written to the port register, the data can be output onto the I<sup>2</sup>C bus regardless of the internal SCL/SDA output signals. The functions of SCL/SDA are returned back by setting the PED to “1” again.

If the ports are set in input mode, the values on the I<sup>2</sup>C bus can be known by reading the port register regardless of the values of the PED and PEC. Table 16.5 shows the port specification.

Table 16.5 Port specifications

Pin name	ES0 bit	PED bit	P20 port direction register	Function
P20	0	-	0/1	Port I/O function
	1	0	-	SDA I/O function
	1	1	-	SDA input function, port output function
P21	ES0 bit	PEC bit	P21 port direction register	Function
	0	-	0/1	Port I/O function
	1	0	-	SCL I/O function
	1	1	-	SCL input function, port output function

#### 16.6.4 Bits 4,5 : SDA/SCL logic output value monitor bits SDAM/SCLM

These bits enable to monitor the logic value of the SDA and SCL output signals from the I<sup>2</sup>C bus interface circuit. The SDAM bit monitors the SDA output logic value. The SCLM bit monitors the SCL output logic value. The bits are read-only. When write, set to "0".

#### 16.6.5 Bits 6,7 : I<sup>2</sup>C system clock select bits ICK0, ICK1

These bits and ICK4 to ICK2 bits in the S4D0 register select the system clock (V<sub>IIC</sub>) of the I<sup>2</sup>C bus interface circuit. These bits enable to select the I<sup>2</sup>C bus system clock V<sub>IIC</sub> among divisions by 2, 2.5, 3, 4, 5, 6 or 8 of the f<sub>IIC</sub>. f<sub>IIC</sub> can be selected from f<sub>1</sub> or f<sub>2</sub> by setting the PCLK0 bit.

**Table 16.6 I<sup>2</sup>C system clock select bits**

I3CK4[S4D0]	ICK3[S4D0]	ICK2[S4D0]	ICK1[S3D0]	ICK0[S3D0]	I <sup>2</sup> C system clock
0	0	0	0	0	V <sub>IIC</sub> = 1/2 f <sub>IIC</sub>
0	0	0	0	1	V <sub>IIC</sub> = 1/4 f <sub>IIC</sub>
0	0	0	1	0	V <sub>IIC</sub> = 1/8 f <sub>IIC</sub>
0	0	1	X	X	V <sub>IIC</sub> = 1/2.5 f <sub>IIC</sub>
0	1	0	X	X	V <sub>IIC</sub> = 1/3 f <sub>IIC</sub>
0	1	1	X	X	V <sub>IIC</sub> = 1/5 f <sub>IIC</sub>
1	0	0	X	X	V <sub>IIC</sub> = 1/6 f <sub>IIC</sub>


( Do not set the combination which is not indicated here)

#### 16.6.6 The address receive in STOP mode/WAIT mode

The I<sup>2</sup>C bus interface circuit enables to receive the address data in WAIT mode when setting the CM02 bit in the CM0 register to "0" (do not stop the peripheral function clock in wait mode) and entering WAIT mode. However, the I<sup>2</sup>C bus interface circuit is not operated in STOP mode or in low power consumption mode, because the I<sup>2</sup>C bus system clock V<sub>IIC</sub> is not supplied.

### 16.7 I<sup>2</sup>C0 control register 2 (S3D0 register)

I<sup>2</sup>C0 control register 2 (address: 02E716) controls the abnormal communication detection. In the I<sup>2</sup>C bus communication, the data transfer is controlled by the SCL clock signal. The devices are stopped in the communication state if the SCL clock is stopped during the transfer. To avoid that, if the SCL clock is stopped in “H” state for a period of time, the I<sup>2</sup>C bus interface circuit has the function to detect the time out and generate an I<sup>2</sup>C bus interface interrupt request. Please see **Figure 16.13 The timing of time out detection.**



**Figure 16.13 The timing of time out detection**

### 16.7.1 Bit0: Time out detection function enable bit (TOE)

The bit enables a time out detection function. When setting this bit to “1”, the I<sup>2</sup>C bus interface interrupt request signal is generated if the SCL clock is stopped in “H” state for a period of time during the bus busy (BB flag =1).

The time out detection period is measured by the internal counter and selected from long time mode or short time mode by the time out detection period select bit (TOSEL). When time out is detected, set the ES0 bit to “0” and then process initialization.

### 16.7.2 Bit1: Time out detection flag (TOF )

The bit is the flag showing the time out detection status. If the internal counter which measures the time out period overflows, the time out detection flag (TOF) becomes to “1”, and at the same time the I<sup>2</sup>C bus interface interrupt request signal is generated.

### 16.7.3 Bit2: time out detection period select bit (TOSEL)

The bit selects time out detection period from long time and short time mode. If the TOSEL = 0, the long time mode and TOSEL = 1, the short time mode is selected respectively. The long time is counted by 16-bit counters and the short time is counted by 14-bit counters based on the I<sup>2</sup>C system clock (V<sub>IIC</sub>). Table 16.7 shows examples of the time out detection period.

**Table 16.7 Examples of time out detection period (Unit: ms)**

V <sub>IIC</sub> (MHz)	Long time mode	Short time mode
4	16.4	4.1
2	32.8	8.2
1	65.6	16.4

### 16.7.4 Bits 3,4,5: I<sup>2</sup>C system clock select bits (ICK2-4)

ICK4 to 2 bits, ICK1 and ICK0 bits of the S3D0 register select the system clock (V<sub>IIC</sub>) of the I<sup>2</sup>C bus interface circuit. Table 16.6 shows the I<sup>2</sup>C system clock setting for the setting values.

### 16.7.5 Bit7: STOP condition detection interrupt request bit (SCPIN)

The bit monitors the stop condition detection interrupt. The bit becomes to “1” when the I<sup>2</sup>C bus interface interrupt is generated by detecting of the STOP condition. Writing “0” clears the bit and “1” can not be written.



## 16.8 I<sup>2</sup>C0 START/STOP condition control registers (S2D0 register)

The I<sup>2</sup>C0 START/STOP condition control register(address 02E516) controls the detection of the START/STOP condition.

### 16.8.1 Bit0-Bit4: START/STOP condition setting bits (SSC0-SSC4)

Because the release time, the set up time and the hold time of the SCL are measured on the base of the I<sup>2</sup>C bus system clock(VIIC). The detecting condition changes depending on the oscillation frequency (XIN) and the I<sup>2</sup>C bus system clock select bits. It is necessary to set the appropriate value of START/STOP condition setting bits (SSC4-SSC0) and set the release time, the set up time and the hold time by the system clock frequency. Refer to **Table 16.10 Start/Stop condition detect conditions**. Do not set odd numbers or "000002" to START/STOP condition setting bits. Table 16.2 shows the recommended setting value to START/STOP condition setting bits (SSC4-SSC0) at each oscillation frequency under standard clock mode. The detection of the START/STOP condition starts immediately after setting the ES0 bit to "1".

### 16.8.2 Bit5: SCL/SDA interrupt pin polarity select bit (SIP)

The SCL/SDA interrupt can be generated by detecting the rising edge or the falling edge of the SCL pin or the SDA pin. The SCL/SDA interrupt pin polarity select bit selects the polarity of the SCL pin or the SDA pin for interrupt.

### 16.8.3 Bit6 : SCL/SDA interrupt pin select bit (SIS)

The SCL/SDA interrupt pin select bit selects either the SCL pin or the SDA pin as the SCL/SDA interrupt enable pin.

#### NOTES:

The SCL/SDA interrupt request may be set when the setting of the SCL/SDA interrupt pin polarity select bit, SCL/SDA interrupt pin select bit and I<sup>2</sup>C bus interface enable bit ES0 are changed. When using the SCL/SDA interrupt, write "0" to the SCL/SDA interrupt request bit after setting the above bits, and enable the SCL/SDA interrupt.

### 16.8.4 Bit7: START/STOP condition generation select bit (STSPSEL)

The bit selects the length of the set up and the hold time when the START/STOP condition is generated. The length of the set up and hold time is based on the I<sup>2</sup>C system clock cycles. Refer to **Table 16.8 Start/Stop generation timing table**. Set the bit to "1" if the I<sup>2</sup>C bus system clock frequency is over 4MHz.

### 16.9 START Condition Generation Method

When the ES0 bit of the I<sup>2</sup>C0 control register is “1” and the BB flag of the I<sup>2</sup>C0 status register is “0”, writing “1” to the MST, TRX, and BB bits and “0” to the PIN and low-order bits of the I<sup>2</sup>C0 status register (S10 register) simultaneously enters the standby status to generate the start condition. The start condition is generated after writing the slave address data to the I<sup>2</sup>C0 data shift register. After that, the bit counter becomes “0002” and 1-byte SCL are output. The start condition generation timing is different in standard clock mode and high-speed clock mode. Refer to **Figure 16.16 Start condition generation timing diagram**, and **Table 16.8 Start/Stop generation timing table**.




Figure 16.14 Start condition generation flow chart

### 16.10 START condition duplicate protect function

It is necessary to verify that the bus is not in use via the BB flag before the start condition is generated. However, when the BB flag is set to “1” because a start condition is generated by another master devices immediately after the BB flag is verified, the start condition is suspended by the start condition duplicate protect function. When the function starts, it works as follows:

- The start condition standby setting is disabled.

If the start condition standby has been set, release it and resets the MST and TRX bits.

- Writing to the I<sup>2</sup>C0 data shift register is disabled. (The start condition trigger generation is disabled)
- When the start condition generation is interrupted, sets the AL flag.

The start condition duplicate protect function is valid from the SDA falling edge of the start condition to the slave receive completion. Figure 16.15 shows the duration of the start condition duplicate protect function.




Figure 16.15 The duration of the start condition duplicate protect function

### 16.11 STOP Condition Generation Method

When the ES0 bit in the I<sup>2</sup>C0 control register is “1”, writing “1” to the MST and the TRX bits in the I<sup>2</sup>C0 status register, and “0” to the BB, PIN and low-order 4 bits in the I<sup>2</sup>C0 status register simultaneously enters the standby status to generate the stop condition. The stop condition is generated after writing the dummy data to the I<sup>2</sup>C0 data shift register. The stop condition generation timing is different in standard clock mode and high-speed clock mode. Refer to **Figure 16.17 STOP condition generation timing diagram**, and **Table 16.8 Start/Stop generation timing table**. Do not write data to the I<sup>2</sup>C0 status register and the I<sup>2</sup>C0 data shift register, before the BB flag becomes “0” after executing the instruction to generate the stop condition. Otherwise, the stop condition waveform may not be operated normally.




Figure 16.16 Start condition generation timing diagram




Figure 16.17 Stop condition generation timing diagram

Table 16.8 Start/Stop generation timing table

Item	Start/Stop condition generation select bit	Standard clock mode	High-speed clock mode
Setup time	“0”	5.0μs (20 cycles)	2.5μs (10 cycles)
	“1”	13.0μs (52 cycles)	6.5μs (26 cycles)
hold time	“0”	5.0μs (20 cycles)	2.5μs (10 cycles)
	“1”	13.0μs (52 cycles)	6.5μs (26 cycles)

Note 1. Actual time at the time of  $V_{IC} = 4\text{MHz}$ , The contents in ( ) denote cycle numbers.

As mentioned above, Writing “1” to MST and TRX bits.

Writing “1” or “0” to the BB bit, writing “0” to the PIN and low-order 4 bits, simultaneously set up the START or STOP condition standby. It releases the SDA in the START condition standby, sets the SDA to “L” in the STOP condition standby. The signal writing to data shift register triggers the generation of START/STOP conditions. In the case of setting the MST, and the TRX to “1” without generating a START/STOP condition. Write “1” to the low-order 4 bits simultaneously. Table16.9 shows the function of writing to the status register.

Table 16.9 The function of writing to status register

The value of the data writing to status register								Function
MST	TRX	BB	PIN	AL	AAS	AS0	LRB	
1	1	1	0	0	0	0	0	Setting up the START condition stand by in master transmit mode
1	1	0	0	0	0	0	0	Setting up the STOP condition stand by in master transmit mode
0/1	0/1	-	0	1	1	1	1	Setting up each communication mode (refer to <b>Chapter 16.5 I<sup>2</sup>C status register</b> )

## 16.12 START/STOP Condition Detect Operation

Figure 16.18, Figure 16.19 and Table 16.10 show START/STOP condition detect operations. The START/STOP condition is set by the START/STOP condition set bit. The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfied with three conditions: the SCL release time, the setup time, and the hold time (see **Table.16.10 Start/Stop condition detect conditions**). The BB flag is set to “1” by detecting the start condition and is set to “0” by detecting the stop condition. The BB flag set and reset timing are different in standard clock mode and high-speed clock mode. See **Table.16.10 Start/Stop condition detect conditions**.




Figure 16.18 Start condition detection timing diagram




Figure 16.19 Stop condition detection timing diagram

Table 16.10 Start/Stop detection timing table

	Standard clock mode	High-speed clock mode
SCL release time	SSC value + 1 cycle (6.25μs)	4 cycles (1.0μs)
Setup time	$\frac{\text{SSC value}}{2} + 1 \text{ cycle} < 4.0\mu\text{s}$ (3.25μs)	2 cycles (0.5μs)
Hold time	$\frac{\text{SSC value}}{2} \text{ cycle} < 4.0\mu\text{s}$ (3.0μs)	2 cycles (0.5μs)
BB flag set/reset time	$\frac{\text{SSC value} - 1}{2} + 2 \text{ cycles}$ (3.375μs)	3.5 cycles (0.875μs)

Note 1. Unit : Cycle numbers of I<sup>2</sup>C system clock V<sub>IIC</sub>

The SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set “0” or odd numbers to the SSC value. The values in () are examples when the I<sup>2</sup>C0 start/stop condition control register is set to “1816” at V<sub>IIC</sub> = 4 MHz.

## 16.13 Address Data Communication

### 16.13.1 Example of Master Transmit

An example of master transmit in standard clock mode, at the SCL frequency of 100 kHz and in ACK return mode is shown below.


- 1) Set the slave address in the upper 7-bit of I<sup>2</sup>C0 address registers (S0D0).
- 2) Set ACK return mode and the SCL = 100 kHz by setting "00<sub>16</sub>" in the I<sup>2</sup>C0 control register 1 (S3D0), "000<sub>2</sub>" in the ICK4 to ICK2 bits of the I<sup>2</sup>C0 control register 2 (S4D0) and "85<sub>16</sub>" in the I<sup>2</sup>C0 clock control register (S20) respectively. (f<sub>1</sub>=8MHz)
- 3) Set "00<sub>16</sub>" in the I<sup>2</sup>C0 status register (S10) so that transmit/receive mode is initialized.
- 4) Set a communication enable status by setting "08<sub>16</sub>" in the I<sup>2</sup>C0 control register 0 (S1D0).
- 5) Confirm the bus free condition by the BB flag of the I<sup>2</sup>C0 status register (S10).
- 6) Set "E0<sub>16</sub>" in the I<sup>2</sup>C0 status register (S10) to set the start condition standby.
- 7) Set the destination address data for transmit in high-order 7 bit in the I<sup>2</sup>C0 data shift register (S00) and set "0" in the least significant bit. And then a start condition is generated. At this time, SCL for 1 byte and an ACK clock are automatically generated.
- 8) Set transmit data in the I<sup>2</sup>C0 data shift register (S00). At this time, an SCL and an ACK clock are automatically generated.
- 9) When transmitting more than 1-byte control data, repeat step 7).
- 10) Set "C0<sub>16</sub>" in the I<sup>2</sup>C0 status register (S10) to set a stop condition if ACK is not returned from the slave receive side or the transmit end.
- 11) A stop condition is generated when writing the dummy data to the I<sup>2</sup>C0 data shift register (S00).

Figure 16.20 (1) shows the master transmit format.

### 16.13.2 Example of Slave Receive

An example of the slave receive in high-speed clock mode, at the SCL frequency of 400 kHz, in ACK return mode and using the addressing format is shown below.

- 1) Set a slave address in the high-order 7 bits in the I<sup>2</sup>C0 address register (S0D0).
- 2) Set ACK clock mode and SCL = 400 kHz by setting "0016" in the I<sup>2</sup>C0 control register 1 (S3D0), "0002" in the ICK4 to ICK2 bits in the I<sup>2</sup>C0 control register 2 (S4D0) and "A516" in the I<sup>2</sup>C0 clock control register (S20) respectively. (f1=8MHz)
- 3) Set "0016" in the I<sup>2</sup>C0 status register (S10) so that transmit/receive mode is initialized.
- 4) Set a communication enable status by setting "0816" in the I<sup>2</sup>C0 control register 0 (S1D0).
- 5) When a start condition is received, an address comparison is performed.
- 6) • When all transmitted addresses are "0" (general call):
  - ADR0 in the I<sup>2</sup>C0 status register (S10) is set to "1" and an I<sup>2</sup>C bus interface interrupt request signal is generated.
  - When the transmitted addresses match with the address set in 2):
    - AAS in the I<sup>2</sup>C0 status register (S10) is set to "1" and an I<sup>2</sup>C bus interface interrupt request signal occurs.
    - In the cases other than the above ADR0 and AAS of the I<sup>2</sup>C0 status register are set to "0" and no I<sup>2</sup>C bus interface interrupt request signal occurs.
- 7) Set dummy data in the I<sup>2</sup>C0 data shift register (S00).
- 8) After receiving 1-byte data, an ACK is automatically returned and an I<sup>2</sup>C bus interface interrupt request signal is generated.
- 9) In the case of returning an ACK based on the content of received data, set the WIT bit of the I<sup>2</sup>C0 control register 1 (S3D0) to "1". After receiving the 1-byte of data, an interrupt occurs. In the interrupt routine, based on the data received, set the ACK-BIT to "1" or "0". Clear the PIN bit (bit 4 of S10) and then an ACK is returned or not on the last clock.
- 10) When receiving more than 1-byte control data, repeat step 7) 8) or 7) 9).
- 11) When a STOP condition is detected, the communication ends.  
Refer to **Figure 16.20 Address data communication format, (2)**.



**Figure 16.20 Address data communication format**



## 16.14 Usage precautions

### (1) Access to the registers of I<sup>2</sup>C bus interface circuit

The precaution of read/write to the control registers of I<sup>2</sup>C bus interface circuit is as follows.

- I<sup>2</sup>C0 data shift register (S00 : 02E0<sub>16</sub>)

Do not write the register during the data transfer. The transfer bit counter is reset and the data may not be transferred normally.

- I<sup>2</sup>C0 control register 0 (S1D0 : address 02E3<sub>16</sub>).

After the start condition detection or the 1-byte transfer completion, the bit counter (bits BC2 to BC0) is reset by Hardware. Do not read/write the register at this time, because the data may be undetermined.

Figure 16.22 and Figure 16.23 show the bit counter reset timing by Hardware.

- I<sup>2</sup>C0 clock control register (S20 : address 02E4<sub>16</sub>)

Do not write to this register except the ACKBIT during the transfer. The I<sup>2</sup>C clock generator is reset and the data may not be transferred normally.

- I<sup>2</sup>C0 control register 1 (S3D0 : address 02E6<sub>16</sub>)

Write I<sup>2</sup>C system clock select bits when I<sup>2</sup>C bus interface enable bit (ES0) is disabled. When the data receive completion interrupt enable bit (WIT) reads out, the internal WAIT flag is read. Do not use the bit managing instruction (read-modify-write instruction) to access the register.

- I<sup>2</sup>C0 status register (S10 : address 02E8<sub>16</sub>)

Do not use the bit managing instruction (read-modify-write instruction) to access the register because all bits of this register are changed by H/W. Do not read/write during the timing when the MST and the TRX bits for the communication mode setting are changed. The data may be undetermined. Figure 16.21 to Figure 16.23 show the timing when the MST and the TRX bits are changed by H/W.




Figure 16.21 The bit reset timing (The STOP condition detection)




Figure 16.22 The bit reset timing (The START condition detection)





Figure 16.23 Bit set/reset timing ( at the completion of data transfer)

## (2) Generation of RESTART condition

After 1-byte data transfer and a restart condition is generated, write "E016" to I<sup>2</sup>C0 status register, set the start condition standby and the SDA pin will be released. Writing to the I<sup>2</sup>C0 data shift register generates the start condition trigger after waiting in software until the SDA becomes "H". Figure 16.24 shows the restart condition generation timing.



**Figure 16.24** The time of generation of RESTART condition

## (3) limitation of CPU clock


The registers of I<sup>2</sup>C bus interface circuit can not be read from or written to if the CPU clock is selected to the sub clock (XCIN, XOUT) by the system clock select bit (system clock control register 0, address 0006h, CM07 bit). Select the main clock (XIN, XOUT) or the on-chip oscillator clock in read/write.

# 17. CAN Module

The CAN (Controller Area Network) module for the M16C/29 group of microcomputers is a communication controller implementing the CAN 2.0B protocol. The M16C/29 group contains one CAN module which can transmit and receive messages in both standard (11-bit) ID and extended (29-bit) ID formats.

Figure 17.1 shows a block diagram of the CAN module.

External CAN bus driver and receiver are required.



**Figure 17.1 Block Diagram of CAN Module**

- CTx/CRx: CAN I/O pins.
- Protocol controller: This controller handles the bus arbitration and the CAN protocol services, i.e. bit timing, stuffing, error status etc.
- Message box: This memory block consists of 16 slots that can be configured either as transmitter or receiver. Each slot contains an individual ID, data length code, a data field (8 bytes) and a time stamp.
- Acceptance filter: This block performs filtering operation for received messages. For the filtering operation, the C0GMR register, the C0LMAR register, or the C0LMBR register is used.
- 16 bit timer: Used for the time stamp function. When the received message is stored in the message memory, the timer value is stored as a time stamp.
- Wake-up function: CAN0 wake-up interrupt request is generated by a message from the CAN bus.
- Interrupt generation function: The interrupt requests are generated by the CAN module. CAN0 successful reception interrupt, CAN0 successful transmission interrupt, CAN0 error interrupt and CAN0 wake-up interrupt.

## 17.1. CAN Module-Related Registers

The CAN0 module has the following registers.

### (1) CAN Message Box

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

### (2) Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CAN0 global mask register (COGMR register: 6 bytes)  
Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CAN0 local mask A register (COLMAR register: 6 bytes)  
Configuration of the masking condition for acceptance filtering processing to slot 14
- CAN0 local mask B register (COLMBR register: 6 bytes)  
Configuration of the masking condition for acceptance filtering processing to slot 15

### (3) CAN SFR Registers

- CAN0 message control register j (COMCTLj register: 8 bits × 16) (j = 0 to 15)  
Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits) (i = 0, 1)  
Control of the CAN protocol
- CAN0 status register (COSTR register: 16 bits)  
Indication of the protocol status
- CAN0 slot status register (COSSTR register: 16 bits)  
Indication of the status of contents of each slot
- CAN0 interrupt control register (COICR register: 16 bits)  
Selection of “interrupt enabled or disabled” for each slot
- CAN0 extended ID register (COIDR register: 16 bits)  
Selection of ID format (standard or extended) for each slot
- CAN0 configuration register (COCONR register: 16 bits)  
Configuration of the bus timing
- CAN0 receive error count register (CORECR register: 8 bits)  
Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CAN0 transmit error count register (COTEER register: 8 bits)  
Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CAN0 time stamp register (COTSR register: 16 bits)  
Indication of the value of the time stamp counter
- CAN0 acceptance filter support register (COAFS register: 16 bits)  
Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given below.

### 17.1.1. CAN0 Message Box

Table 17.1 shows the memory mapping of the CAN0 message box.

It is possible to access to the message box in byte or word.


Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit of the C0CTLR register.

**Table 17.1 Memory Mapping of CAN0 Message Box**


Address	Message content (Memory mapping)	
	Byte access (8 bits)	Word access (16 bits)
$0060_{16} + n \cdot 16 + 0$	SID <sub>10</sub> to SID <sub>6</sub>	SID <sub>5</sub> to SID <sub>0</sub>
$0060_{16} + n \cdot 16 + 1$	SID <sub>5</sub> to SID <sub>0</sub>	SID <sub>10</sub> to SID <sub>6</sub>
$0060_{16} + n \cdot 16 + 2$	EID <sub>17</sub> to EID <sub>14</sub>	EID <sub>13</sub> to EID <sub>6</sub>
$0060_{16} + n \cdot 16 + 3$	EID <sub>13</sub> to EID <sub>6</sub>	EID <sub>17</sub> to EID <sub>14</sub>
$0060_{16} + n \cdot 16 + 4$	EID <sub>5</sub> to EID <sub>0</sub>	Data Length Code (DLC)
$0060_{16} + n \cdot 16 + 5$	Data Length Code (DLC)	EID <sub>5</sub> to EID <sub>0</sub>
$0060_{16} + n \cdot 16 + 6$	Data byte 0	Data byte 1
$0060_{16} + n \cdot 16 + 7$	Data byte 1	Data byte 0
⋮	⋮	⋮
$0060_{16} + n \cdot 16 + 13$	Data byte 7	Data byte 6
$0060_{16} + n \cdot 16 + 14$	Time stamp high-order byte	Time stamp low-order byte
$0060_{16} + n \cdot 16 + 15$	Time stamp low-order byte	Time stamp high-order byte

n = 0 to 15: the number of the slot

Figures 17.2 and 17.3 show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.



**Figure 17.2 Bit Mapping in Byte Access**



**Figure 17.3 Bit Mapping in Word Access**

### 17.1.2. Acceptance Mask Registers

Figures 17.4 and 17.5 show the COGMR register, the COLMAR register, and the COLMBR register, in which bit mapping in byte access and word access are shown.




Figure 17.4 Bit Mapping of Mask Registers in Byte Access




Figure 17.5 Bit Mapping of Mask Registers in Word Access



### 17.1.3. CAN SFR Registers

#### 17.1.3.1. C0MCTLj Register (j = 0 to 15)

Figure 17.6 shows the C0MCTLj register.




Figure 17.6 C0MCTLj Register

### 17.1.3.2. C0CTRL Register

Figure 17.7 shows the C0CTRL register.




Figure 17.7 C0CTRL Register

17.1.3.3. C0STR Register

Figure 17.8 shows the C0STR register.





Figure 17.8 C0STR Register

**17.1.3.4. C0SSTR Register**

Figure 17.9 shows the C0SSTR register.



**Figure 17.9 C0SSTR Register**

### 17.1.3.5. C0ICR Register

Figure 17.10 shows the C0ICR register.




Figure 17.10 C0ICR Register

### 17.1.3.6. C0IDR Register

Figure 17.11 shows the C0IDR register.




Figure 17.11 C0IDR Register

17.1.3.7. C0CONR Register

Figure 17.12 shows the C0CONR register.





Figure 17.12 C0CONR Register

**17.1.3.8. C0RECR Register**


Figure 17.13 shows the C0RECR register.



**Figure 17.13 C0RECR Register**

**17.1.3.9. C0TECR Register**


Figure 17.14 shows the C0TECR register.



**Figure 17.14 C0TECR Register**

**17.1.3.10. C0TSR Register**


Figure 17.15 shows the C0TSR register.



**Figure 17.15 C0TSR Register**

**17.1.3.11. C0AFS Register**

Figure 17.16 shows the C0AFS register.



**Figure 17.16 C0AFS Register**



## 17.2. Operational Modes

The CAN module has the following four operational modes.

- CAN Reset/Initialization Mode
- CAN Operation Mode
- CAN Sleep Mode
- CAN Interface Sleep Mode

Figure 17.17 shows transition between operational modes.




Figure 17.17 Transition Between Operational Modes

### 17.2.1. CAN Reset/Initialization Mode

The CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit in the C0CTLR register to "1". If the Reset bit is set to "1", check that the State\_Reset bit in the C0STR register is set to "1". Entering the CAN reset/initialization mode initiates the following functions by the module:

- CAN communication is impossible.
- When the CAN reset/initialization mode is activated during an ongoing transmission in operation mode, the module suspends the mode transition until completion of the transmission (successful, arbitration loss, or error detection). Then, the State\_Reset bit is set to "1", and the CAN reset/initialization mode is activated.
- The C0MCTLj (j = 0 to 15), C0STR, C0ICR, C0IDR, C0RECR, C0TECR and C0TSR registers are initialized. All these registers are locked to prevent CPU modification.
- The C0CTLR, C0CONR, C0GMR, C0LMAR and C0LMBR registers and the CAN0 message box retain their contents and are available for CPU access.

### 17.2.2. CAN Operation Mode

The CAN operation mode is activated by setting the Reset bit in the C0CTLR register to “0”. If the Reset bit is set to “0”, check that the State\_Reset bit in the C0STR register is set to “0”.

If 11 consecutive recessive bits are detected after entering the CAN operation mode, the module initiates the following functions:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave the CAN operation mode depending on the error counts.

Within the CAN operation mode, the module may be in three different sub modes, depending on which type of communication functions are performed:

- Module idle : The modules receive and transmit sections are inactive.
- Module receives : The module receives a CAN message sent by another node.
- Module transmits : The module transmits a CAN message. The module may receive its own message simultaneously when the LoopBack bit in the C0CTLR register = 1 (Loop back mode).

Figure 17.18 shows sub modes of the CAN operation mode.




Figure 17.18 Sub Modes of CAN Operation Mode

### 17.2.3. CAN Sleep Mode

The CAN sleep mode is activated by setting the Sleep bit to “1” and the Reset bit to “0” in the C0CTLR register. It should never be activated from the CAN operation mode but only via the CAN reset/initialization mode.

Entering the CAN sleep mode instantly stops the clock supply to the module and thereby reduces power dissipation.

#### 17.2.4. CAN Interface Sleep Mode

The CAN interface sleep mode is activated by setting the CCLK3 bit in the CCLKR register to “1”. It should never be activated but only via the CAN sleep mode.

Entering the CAN interface sleep mode instantly stops the clock supply to the CPU Interface in the module and thereby reduces power dissipation.

#### 17.2.5. Bus Off State

The bus off state is entered according to the fault confinement rules of the CAN specification. When returning to the CAN operation mode from the bus off state, the module has the following two cases.

In this time, the value of any CAN registers, except C0STR, C0RECR and C0TECR registers, does not change.

- (1) When 11 consecutive recessive bits are detected 128 times

The module enters instantly into error active state and the CAN communication becomes possible immediately.

- (2) When the RetBusOff bit in the C0CTLR register = 1 (Force return from buss off)

The module enters instantly into error active state, and the CAN communication becomes possible again after 11 consecutive recessive bits are detected.

### 17.3. Configuration of the CAN Module System Clock

The M16C/29 group has a CAN module system clock select circuit.

Configuration of the CAN module system clock can be done through manipulating the CCLKR register and the BRP bit in the C0CONR register.

For the CCLKR register, refer to “Clock Generation Circuit”. Please see Figure 7.1 for how  $f_1$  can be configured.

Figure 17.19 shows a block diagram of the clock generation circuit of the CAN module system.




Figure 17.19 Block Diagram of CAN Module System Clock Generation Circuit

#### 17.3.1. Bit Timing Configuration

The bit time consists of the following four segments:

- Synchronization segment (SS)  
This serves for monitoring a falling edge for synchronization.
- Propagation time segment (PTS)  
This segment absorbs physical delay on the CAN network which amounts to double the total sum of delay on the CAN bus, the input comparator delay, and the output driver delay.
- Phase buffer segment 1 (PBS1)  
This serves for compensating the phase error. When the falling edge of the bit falls later than expected, the segment can become longer by the maximum of the value defined in SJW.
- Phase buffer segment 2 (PBS2)  
This segment has the same function as the phase buffer segment 1. When the falling edge of the bit falls earlier than expected, the segment can become shorter by the maximum of the value defined in SJW.

Figure 17.20 shows the bit timing.




Figure 17.20 Bit Timing

### 17.3.2. Bit-rate

Bit-rate depends on  $f_1$ , the division value of the CAN module system clock, the division value of the baud rate prescaler, and the number of  $T_q$  of one bit.

Table 17.2 shows the examples of bit-rate.

**Table 17.2 Examples of Bit-rate**

Bit-rate	24MHz	20MHz	16MHz	10MHz	8MHz
1Mbps	12Tq (1)	10Tq (1)	8Tq (1)	–	–
500kbps	12Tq (2)	10Tq (2)	8Tq (2)	10Tq (1)	8Tq (1)
	24Tq (1)	20Tq (1)	16Tq (1)	–	–
125kbps	12Tq (8)	10Tq (8)	8Tq (8)	10Tq (4)	8Tq (4)
	16Tq (6)	20Tq (4)	16Tq (4)	20Tq (2)	16Tq (2)
	24Tq (4)	–	–	–	–
83.3kbps	12Tq (12)	10Tq (12)	8Tq (12)	10Tq (6)	8Tq (6)
	16Tq (9)	20Tq (6)	16Tq (6)	20Tq (3)	16Tq (3)
	24Tq (8)	–	–	–	–
33.3kbps	12Tq (30)	10Tq (30)	8Tq (30)	10Tq (15)	8Tq (15)
	24Tq (15)	20Tq (15)	16Tq (15)	–	–

Note: The number in ( ) indicates a value of “ $f_{CAN}$  division value” multiplied by “baud rate prescaler division value”.

#### ■ Calculation of Bit-rate

$$\frac{f_1}{2 \times \text{“}f_{CAN} \text{ division value (Note 1)“} \times \text{“baud rate prescaler division value (Note 2)“} \times \text{“number of } T_q \text{ of one bit”}}$$

Note 1:  $f_{CAN}$  division value = 1, 2, 4, 8, 16

$f_{CAN}$  division value: a value selected in the CCLKR register

Note 2: Baud rate prescaler division value =  $P + 1$  (P: 0 to 15)

P: a value selected in the BRP bit in the C0CONR register

## 17.4. Acceptance Filtering Function and Masking Function

These functions serve the users to select and receive a facultative message. The C0GMR register, the C0LMAR register, and the C0LMBR register can perform masking to the standard ID and the extended ID of 29 bits. The C0GMR register corresponds to slots 0 to 13, the C0LMAR register corresponds to slot 14, and the C0LMBR register corresponds to slot 15. The masking function becomes valid to 11 bits or 29 bits of a received ID according to the value in the corresponding slot of the C0IDR register upon acceptance filtering operation. When the masking function is employed, it is possible to receive a certain range of IDs. Figure 17.21 shows correspondence of the mask registers and slots, Figure 17.22 shows the acceptance function.




Figure 17.21 Correspondence of Mask Registers to Slots




Figure 17.22 Acceptance Function

When using the acceptance function, note the following points.

- (1) When one ID is defined in two slots, the one with a smaller number alone is valid.
- (2) When it is configured that slots 14 and 15 receive all IDs with Basic CAN mode, slots 14 and 15 receive all IDs which are not stored into slots 0 to 13.


## 17.5. Acceptance Filter Support Unit (ASU)

The acceptance filter support unit has a function to judge valid/invalid of a received ID through table search. The IDs to receive are registered in the data table; a received ID is stored in the C0AFS register, and table search is performed with a decoded received ID. The acceptance filter support unit can be used for the IDs of the standard frame only.

The acceptance filter support unit is valid in the following cases.

- When the ID to receive cannot be masked by the acceptance filter.  
(Example) IDs to receive: 078<sup>16</sup>, 087<sup>16</sup>, 111<sup>16</sup>
- When there are too many IDs to receive; it would take too much time to filter them by software.

Figure 17.23 shows the write and read of the C0AFS register in word access.




**Figure 17.23 Write/read of C0AFS Register in Word Access**

## 17.6. Basic CAN Mode

When the BasicCAN bit in the C0CTRL register is set to "1", slots 14 and 15 correspond to Basic CAN mode. When slots 14 and 15 are defined as reception slots in Basic CAN mode, received messages are stored in slots 14 and 15 alternately.

Figure 17.24 shows the operation of slots 14 and 15 in Basic CAN mode.



**Figure 17.24 Operation of Slots 14 and 15 in Basic CAN Mode**

When using Basic CAN mode, note the following points.

- (1) Setting of Basic CAN mode has to be done in CAN reset/initialization mode.
- (2) Select the same ID for slots 14 and 15. Also, setting of the COLMAR and COLMBR register has to be the same.
- (3) Define slots 14 and 15 as reception slot only.
- (4) There is no protection available against message overwrite. A message can be overwritten by a new message.
- (5) Slots 0 to 13 can be used in the same way as in normal CAN operation mode.



### 17.7. Return from Bus off Function

When the protocol controller enters bus off state, it is possible to make it forced return from bus off state by setting the RetBusOff bit in the C0CTLR register to "1" (Force return from bus off). At this time, the error state changes from bus off state to error active state. If the RetBusOff bit is set to "1", the C0RECR and C0TECR registers are initialized and the State\_Reset bit in the C0STR register is set to "0" (The CAN module is not in error bus off state). However, registers of the CAN module such as C0CONR register and the content of each slot are not initialized.

### 17.8. Time Stamp Counter and Time Stamp Function

When the C0TSR register is read, the value of the time stamp counter at the moment is read. The period of the time stamp counter reference clock is the same as that of 1 bit time that is configured by the C0CONR register. The time stamp counter functions as a free run counter.

The 1 bit time period can be divided by 1 (undivided), 2, 4 or 8 to produce the time stamp counter reference clock. Use the TSPreScale Bit1, Bit0 bit in the C0CTLR register to select the divide-by-n value.

The time stamp counter is equipped with a register that captures the counter value when the protocol controller regards it as a successful reception. The captured value is stored when a time stamp value is stored in a reception slot.

### 17.9. Listen-Only Mode

When the RXOnly bit in the C0CTLR register is set to "1", the module enters listen-only mode.

In listen-only mode, no transmission -- data frames, error frames, and ACK response -- is performed to bus.

When listen-only mode is selected, do not request the transmission.

## 17.10. Reception and Transmission

### Configuration of CAN Reception and Transmission Mode

Table 17.3 shows configuration of CAN reception and transmission mode.

**Table 17.3 Configuration of CAN Reception and Transmission Mode**

TrmReq	RecReq	Remote	RspLock	Communication mode of the slot
0	0	–	–	Communication environment configuration mode: configure the communication mode of the slot.
0	1	0	0	Configured as a reception slot for a data frame.
1	0	1	0	Configured as a transmission slot for a remote frame. (At this time the RemActive = 1.) After completion of transmission, this functions as a reception slot for a data frame. (At this time the RemActive = 0.) However, when an ID that matches on the CAN bus is detected before remote frame transmission, this immediately functions as a reception slot for a data frame.
1	0	0	0	Configured as a transmission slot for a data frame.
0	1	1	1/0	Configured as a reception slot for a remote frame. (At this time the RemActive = 1.) After completion of reception, this functions as a transmission slot for a data frame. (At this time the RemActive = 0.) However, transmission does not start as long as RspLock bit remains "1"; thus no automatic response. Response (transmission) starts when the RspLock bit is set to "0".

TrmReq, RecReq, Remote, RspLock, RemActive, RspLock bit: COMCTLj register's bits (j = 0 to 15)

When configuring a slot as a reception slot, note the following points.


- (1) Before configuring a slot as a reception slot, be sure to set the COMCTLj register (j = 0 to 15) to "00<sub>16</sub>".
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operation mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.

- (1) Before configuring a slot as a transmission slot, be sure to set the COMCTLj registers to "00<sub>16</sub>".
- (2) Set the TrmReq bit in the COMCTLj register to "0" (not transmission slot) before rewriting a transmission slot.
- (3) A transmission slot should not be rewritten when the TrmActive bit in the COMCTLj register is "1" (transmitting).  
If it is rewritten, an indeterminate data will be transmitted.

### 17.10.1. Reception

Figure 17.25 shows the behavior of the module when receiving two consecutive CAN messages, that fit into the slot of the shown C0MCTLj register (j = 0 to 15) and leads to losing/overwriting of the first message.




**Figure 17.25 Timing of Receive Data Frame Sequence**

- (1) On monitoring a SOF on the CAN bus the RecState bit in the C0STR register becomes "1" (CAN module is receiver) immediately, given the module has no transmission pending (refer to "Transmission").
- (2) After successful reception of the message, the NewData bit in the C0MCTLj register (j = 0 to 15) of the receiving slot becomes "1" (stored new data in slot). The InvalData bit in the C0MCTLj register becomes "1" (message is being updated) at the same time and the InvalData bit becomes "0" (message is valid) again after the complete message was transferred to the slot.
- (3) When the interrupt enable bit in the C0ICR register of the receiving slot = 1 (interrupt enabled), the CAN0 successful reception interrupt request is generated and the MBOX bit in the C0STR register is changed. It shows the slot number where the message was stored and the RecSucc bit in the C0STR register is active.
- (4) Read the message out of the slot after setting the New Data bit to "0" (the content of the slot is read or still under processing by the CPU) by a program.
- (5) If the NewData bit is set to "0" by a program or the next CAN message is received successfully before the receive request for the slot is canceled, the MsgLost bit in the C0MCTLj register is set to "1" (message has been overwritten). The new received message is transferred to the slot. Generating of an interrupt request and change of the C0STR register are same as in 3).

### 17.10.2. Transmission

Figure 17.26 shows the timing of the transmit sequence.



**Figure 17.26 Timing of Transmit Sequence**

- (1) If the TrmReq bit in the C0MCTLj register ( $j = 0$  to  $15$ ) is set to "1" (Transmission slot) in the bus idle state, the TrmActive bit in the C0MCTLj register and the TrmState bit in the C0STR register are set to "1" (Transmitting/Transmitter), and CAN module starts the transmission.
- (2) If the arbitration is lost after the CAN module starts the transmission, the TrmActive and TrmState bits are set to "0".
- (3) If the transmission has been successful without lost in arbitration, the SentData bit in the C0MCTLj register is set to "1" (Transmission is successfully completed) and TrmActive bit in the C0MCTLj register is set to "0" (Waiting for bus idle or completion of arbitration). And when the interrupt enable bits in the C0ICR register = 1 (Interrupt enabled), CAN0 successful transmission interrupt request is generated and the MBOX (the slot number which transmitted the message) and TrmSucc bit in the C0STR register are changed.
- (4) When starting the next transmission, set the SentData and TrmReq bits to "0". And set the TrmReq bit to "1" after checking that the SentData and TrmReq bits are set to "0".

### 17.11. CAN Interrupt

The CAN module provides the following CAN interrupts.

- CAN0 Successful Reception Interrupt
- CAN0 Successful Transmission Interrupt
- CAN0 Error Interrupt
  - Error Passive State
  - Error BusOff State
  - Bus Error (this feature can be disabled separately)
- CAN0 Wake-up Interrupt

When the CPU detects the CAN0 successful reception/transmission interrupt request, the MBOX bit in the C0STR register must be read to determine which slot has generated the interrupt request.

## 18. CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC\_CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) or CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of bytes. The code is updated in the CRC data register everytime one byte of data is transferred to a CRC input register. The data register must be initialized before use. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 18.1 shows the block diagram of the CRC circuit. Figure 18.2 shows the CRC-related registers. Figure 18.3 shows the calculation example using the CRC\_CCITT operation.

### 18.1. CRC Snoop

The CRC circuit includes the ability to snoop reads and writes to certain SFR addresses. This can be used to accumulate the CRC value on a stream of data without using extra bandwidth to explicitly write data into the CRCIN register. For example, it may be useful to snoop the writes to a UART TX buffer, or the reads from a UART RX buffer.

To snoop an SFR address, the target address is written to the CRC snoop Address Register (CRCSAR). The two most significant bits of this register enable snooping on reads or writes to the target address. If the target SFR is written to by the CPU or DMA, and the CRC snoop write bit is set (CRCSW=1), the CRC will latch the data into the CRCIN register. The new CRC code will be set in the CRCD register.

Similarly, if the target SFR is read by the CRC or DMA, and the CRC snoop read bit is set (CRCSR=1), the CRC will latch the data from the target into the CRCIN register and calculate the CRC.

The CRC circuit can only calculate CRC codes on data byte at a time. Therefore, if a target SFR is accessed in a word (16 bit) bus cycle, only the byte of data going to or from the target snooped into CRCIN, the other byte of the word access is ignored.




Figure 18.1 CRC circuit block diagram




Figure 18.2. CRCD, CRCIN, CRCMR, CRC SAR Register




Figure 18.3. CRC Calculation



## 19. Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as “I/O ports”) consist of 71 lines P0, P1, P2, P3, P6, P7, P8, P9, P10 (except P94) for the 80-pin version, or 55 lines P00 to P03, P15 to P17, P2, P30 to P33, P6, P7, P8, P90 to P93, P10 for the 64-pin version. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high in sets of 4 lines.

Figures 19.1 to 19.5 show the I/O ports. Figure 19.6 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to “0” (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

### 19.1 Port Pi Direction Register (PDi Register, i = 0 to 3, 6 to 10)

Figure 19.1.1 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

### 19.2 Port Pi Register (Pi Register, i = 0 to 3, 6 to 10)

Figure 19.2.1 shows the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

### 19.3 Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers)

Figure 19.3.1 shows the PUR0 to PUR2 registers.

The PUR0 to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

### 19.4 Port Control Register

Figure 19.4.1 shows the port control register.

When the P1 register is read after setting the PCR register's PCR0 bit to “1”, the corresponding port latch can be read no matter how the PD1 register is set.

### 19.5 Pin Assignment Control register (PACR)

Figure 19.5.1 shows the PACR. After reset PACR2 to PACR0 bit in the PACR register before you input and output if after resetting to each pin. When the PACR register isn't set up, the input and output function of some of the pins doesn't work.

PACR2 to PACR0 : control the number of pins enabled for use.

At reset these bits equal "000<sub>2</sub>".

When using the 80 pin version of the M16C/28 set these bits to "011<sub>2</sub>".

When using the 64 pin version of the M16C/28 set these bits to "010<sub>2</sub>".

U1MAP : controls the assignment of UART1 pins.

If U1MAP = "0" (default at reset) the UART1 functions are assigned to P64/CTS<sub>1</sub>/RTS<sub>1</sub>, P65/CLK<sub>1</sub>, P66/RxD<sub>1</sub>, and P67/TxD<sub>1</sub>.

If U1MAP = "1" the UART1 functions are assigned to P70/CTS<sub>1</sub>/RTS<sub>1</sub>, P71/CLK<sub>1</sub>, P72/RxD<sub>1</sub>, and P73/TxD<sub>1</sub>.

PACR is write protected by PRC2 bit of PRCR (protect register). PRC2 bit of PRCR must be set immediately before the write to PACR.

### 19.6 Digital Debounce function

Two digital debounce function circuits are provided. Level is determined when level is held, after applying either a falling edge or rising edge to the pin, longer than the programmed filter width time. This enables noise reduction.

This function is assigned to  $\overline{\text{INT5}}/\text{INPC17}$  and  $\overline{\text{NMI}}/\overline{\text{SD}}$ . Digital filter width is set in the NDDR register and the P17DDR register respectively. Figure 19.6.1 shows the NDDR register and the P17DDR register. Additionally, a digital debounce function is disabled to the port P17 input and the port P85 input.

Filter width :  $f8 \times 1 / (n+1)$       n: count value set in the NDDR register and P17DDR register

The NDDR register and the P17DDR register decrement count value with f8 as the count source. The NDDR register and the P17DDR register indicate count time. Count value is reloaded if a falling edge or a rising edge is applied to the pin.

The NDDR register and the P17DDR register can be set 00<sub>16</sub> to FF<sub>16</sub> when using the digital debounce function. Setting to FF<sub>16</sub> disables the digital filter. See Figure 19.6.2 for details.







Figure 19.1. I/O Ports (1)




Note 1:  symbolizes a parasitic diode.  
Make sure the input voltage on each port will not exceed Vcc.

Figure 19.2. I/O Ports (2)





Figure 19.3. I/O Ports (3)



Note 1: ..... symbolizes a parasitic diode.  
 Make sure the input voltage on each port will not exceed Vcc.

Figure 19.4. I/O Ports (4)




Figure 19.5. I/O Ports (5)





Figure 19.6. I/O Pins

Port Pi direction register (i=0 to 3, 6 to 8, and 10) (Note)

Symbol	Address	After reset
PD0 to PD3	03E2 <sub>16</sub> , 03E3 <sub>16</sub> , 03E6 <sub>16</sub> , 03E7 <sub>16</sub>	00 <sub>16</sub>
PD6 to PD8	03EE <sub>16</sub> , 03EF <sub>16</sub> , 03F2 <sub>16</sub>	00 <sub>16</sub>
PD10	03F6 <sub>16</sub>	00 <sub>16</sub>




Bit symbol	Bit name	Function	RW
PDi_0	Port Pi0 direction bit	0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) (i = 0 to 3, 6 to 8, and 10)	RW
PDi_1	Port Pi1 direction bit		RW
PDi_2	Port Pi2 direction bit		RW
PDi_3	Port Pi3 direction bit		RW
PDi_4	Port Pi4 direction bit		RW
PDi_5	Port Pi5 direction bit		RW
PDi_6	Port Pi6 direction bit		RW
PDi_7	Port Pi7 direction bit		RW

Note: Ports must be enabled using the PACR  
 In 80 pin version set PACR2, PACR1, PACR0 to "011<sub>2</sub>"  
 In 64 pin version set PACR2, PACR1, PACR0 to "010<sub>2</sub>"

Port P9 direction register (Note 1,2)

Symbol	Address	After reset
PD9	03F3 <sub>16</sub>	00000000 <sub>2</sub>



Bit symbol	Bit name	Function	RW
PD9_0	Port P90 direction bit	0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)	RW
PD9_1	Port P91 direction bit		RW
PD9_2	Port P92 direction bit		RW
PD9_3	Port P93 direction bit		RW
(b4)	Nothing is assigned. In an attempt to write to this bit, write "0". The value, if read, turns out to be indeterminate.		—
PD9_5	Port P95 direction bit	0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)	RW
PD9_6	Port P96 direction bit		RW
PD9_7	Port P97 direction bit		RW

Note 1: Make sure the PD9 register is written to by the next instruction after setting the PRCR register's PRC2 bit to "1"(write enabled).  
 Note 2: Ports must be enabled using the PACR  
 In 80 pin version set PACR2, PACR1, PACR0 to "011<sub>2</sub>"  
 In 64 pin version set PACR2, PACR1, PACR0 to "010<sub>2</sub>"

Figure 19.1.1. PD0, PD1, PD2, PD3, PD6, PD7, PD8, PD9, and PD10 Registers



## Port Pi register (i=0 to 3, 6 to 8 and 10) (Note)

Symbol	Address	After reset
P0 to P3	03E0 <sub>16</sub> , 03E1 <sub>16</sub> , 03E4 <sub>16</sub> , 03E5 <sub>16</sub>	Indeterminate
P6 to P8	03EC <sub>16</sub> , 03ED <sub>16</sub> , 03F0 <sub>16</sub>	Indeterminate
P10	03F4 <sub>16</sub>	Indeterminate

Bit symbol	Bit name	Function	RW
Pi_0	Port Pi <sub>0</sub> bit	The pin level on any I/O port which is set for input mode can be read by reading the corresponding bit in this register.	RW
Pi_1	Port Pi <sub>1</sub> bit		RW
Pi_2	Port Pi <sub>2</sub> bit		RW
Pi_3	Port Pi <sub>3</sub> bit	The pin level on any I/O port which is set for output mode can be controlled by writing to the corresponding bit in this register 0 : "L" level 1 : "H" level (Note 1) (i = 0 to 3, 6 to 8 and 10)	RW
Pi_4	Port Pi <sub>4</sub> bit		RW
Pi_5	Port Pi <sub>5</sub> bit		RW
Pi_6	Port Pi <sub>6</sub> bit		RW
Pi_7	Port Pi <sub>7</sub> bit		RW

Note: Ports must be enabled using the PACR  
 In 80 pin version set PACR2, PACR1, PACR0 to "011<sub>2</sub>"  
 In 64 pin version set PACR2, PACR1, PACR0 to "010<sub>2</sub>"

## Port P9 register (Note1)

Symbol	Address	After reset
P9	03F1 <sub>16</sub>	Indeterminate


Bit symbol	Bit name	Function	RW
P9_0	Port P9 <sub>0</sub> bit	The pin level on any I/O port which is set for input mode can be read by reading the corresponding bit in this register.	RW
P9_1	Port P9 <sub>1</sub> bit		RW
P9_2	Port P9 <sub>2</sub> bit		RW
P9_3	Port P9 <sub>3</sub> bit	The pin level on any I/O port which is set for output mode can be controlled by writing to the corresponding bit in this register (except for P8 <sub>5</sub> ) 0 : "L" level 1 : "H" level	RW
(b4)	Nothing is assigned (Note 2)		-
P9_5	Port P9 <sub>5</sub> bit		RW
P9_6	Port P9 <sub>6</sub> bit		RW
P9_7	Port P9 <sub>7</sub> bit		RW

Note1: Ports must be enabled using the PACR  
 In 80 pin version set PACR2, PACR1, PACR0 to "011<sub>2</sub>"  
 In 64 pin version set PACR2, PACR1, PACR0 to "010<sub>2</sub>"

Note2: Nothing is assigned. In an attempt to write to this bit, write "0".  
 The value if read turns out to be "0".


Figure 19.2.1. P0, P1, P2, P3, P6, P7, P8, P9, and P10 Registers

**Pull-up control register 0 (Note)**




Note : The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

**Pull-up control register 1**



Note : The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

**Pull-up control register 2**



Note : The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

**Figure 19.3.1. PUR0 to PUR2 Registers**




Figure 19.4.1. PCR Register






Figure 19.5.1. PACR Register



**Figure 19.6.1. NDDR and P17DDR Registers**



**Figure 19.6.2. Functioning of Digital Debounce Filter**

**Table 19.1. Unassigned Pin Handling in Single-chip Mode**

Pin name	Connection
Ports P0 to P3, P6 to P10	After setting for input mode, connect every pin to Vss via a resistor(pull-down); or after setting for output mode, leave these pins open. (Note 1, Note 2, Note 4)
XOUT (Note 3)	Open
Xin	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, VREF	Connect to Vss


Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.

Futhermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).

Note 3: With external clock or Vcc input to XIN pin.

Note 4: When using the 80pin version, set PACR2, PACR1, PACR0 to "011<sub>2</sub>".  
When using the 64pin version, set PACR2, PACR1, PACR0 to "010<sub>2</sub>".

**Figure 19.7. Unassigned Pins Handling**

## 20. Electrical Characteristics

### 20.1. Normal version

**Table 20.1. Absolute Maximum Ratings**

Symbol	Parameter		Condition	Rated value	Unit
V <sub>CC</sub>	Supply voltage		V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.5	V
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.5	V
V <sub>I</sub>	Input voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , V <sub>REF</sub> , RESET, CNV <sub>SS</sub>		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>OUT</sub>		-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power dissipation		T <sub>opr</sub> =25 °C	300	mW
T <sub>opr</sub>	Operating ambient temperature			-20 to 85 / -40 to 85	°C
T <sub>stg</sub>	Storage temperature			-65 to 150	°C

**Table 20.2. Recommended Operating Conditions (Note 1)**



Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage	2.7		5.5	V
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC</sub>		V
V <sub>SS</sub>	Supply voltage		0		V
AV <sub>SS</sub>	Analog supply voltage		0		V
V <sub>IH</sub>	HIGH input voltage P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	0.7V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	LOW input voltage P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	0		0.3V <sub>CC</sub>	V
I <sub>OH (peak)</sub>	HIGH peak output current P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			-10.0	mA
I <sub>OH (avg)</sub>	HIGH average output current P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			-5.0	mA
I <sub>OL (peak)</sub>	LOW peak output current P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			10.0	mA
I <sub>OL (avg)</sub>	LOW average output current P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			5.0	mA
f (X <sub>IN</sub> )	Main clock input oscillation frequency (Note 4)	V <sub>CC</sub> =3.0 to 5.5V	0	20	MHz
		V <sub>CC</sub> =2.7 to 3.0V	0	33 X V <sub>CC</sub> -80	MHz
f (X <sub>CIN</sub> )	Sub-clock oscillation frequency		32.768	50	kHz
f <sub>1</sub> (ROC)	On-chip oscillation frequency 1	0.5	1	2	MHz
f <sub>2</sub> (ROC)	On-chip oscillation frequency 2	1	2	4	MHz
f <sub>3</sub> (ROC)	On-chip oscillation frequency 3	8	16	26	MHz
f (PLL)	PLL clock oscillation frequency (Note 4)	V <sub>CC</sub> =3.0 to 5.5V	10	20	MHz
		V <sub>CC</sub> =2.7 to 3.0V	10	33 X V <sub>CC</sub> -80	MHz
f (BCLK)	CPU operation clock	0		20	MHz
T <sub>SU(PLL)</sub>	PLL frequency synthesizer stabilization wait time	V <sub>CC</sub> =5.0V		20	ms
		V <sub>CC</sub> =3.0V		50	ms

Note 1: Referenced to V<sub>CC</sub> = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

Note 2: The mean output current is the mean value within 100ms.

Note 3: The total I<sub>OL(peak)</sub> for all ports must be 80mA max. The total I<sub>OH(peak)</sub> for all ports must be -80mA max.

Note 4: Relationship between main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.





**Table 20.3. A/D Conversion Characteristics (Note 1)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
–	Resolution		$V_{REF} = V_{CC}$			10	Bits
INL	Integral non-linearity error	10 bit	$V_{REF} = V_{CC} = 5V$ $V_{REF} = V_{CC} = 3.3V$			$\pm 3$ $\pm 5$	LSB LSB
		8 bit	$V_{REF} = V_{CC} = 3.3V$			$\pm 2$	LSB
–	Absolute accuracy	10 bit	$V_{REF} = V_{CC} = 5V$ $V_{REF} = V_{CC} = 3.3V$			$\pm 3$ $\pm 5$	LSB LSB
			8 bit	$V_{REF} = V_{CC} = 3.3V$			$\pm 2$
		DNL	Differential non-linearity error				$\pm 1$
–	Offset error					$\pm 3$	LSB
–	Gain error					$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance		$V_{REF} = V_{CC}$	10		40	$k\Omega$
$t_{CONV}$	Conversion time(10bit), Sample & hold function available		$V_{REF} = V_{CC} = 5V, \phi_{AD} = 10MHz$	3.3			$\mu s$
$t_{CONV}$	Conversion time(8bit), Sample & hold function available		$V_{REF} = V_{CC} = 5V, \phi_{AD} = 10MHz$	2.8			$\mu s$
$t_{SAMP}$	Sampling time			0.3			$\mu s$
$V_{REF}$	Reference voltage			2.0		$V_{CC}$	V
$V_{IA}$	Analog input voltage			0		$V_{REF}$	V

Note 1: Referenced to  $V_{CC} = AV_{CC} = V_{REF} = 3.3$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^\circ C$  /  $-40$  to  $85^\circ C$  unless otherwise specified.

Note 2: AD operation clock frequency ( $\phi_{AD}$  frequency) must be 10 MHz or less. And divide the  $f_{AD}$  if  $V_{CC}$  is less than 4.2V, and make  $\phi_{AD}$  frequency equal to or lower than  $f_{AD}/2$ .

Note 3: A case without sample & hold function turn  $\phi_{AD}$  frequency into 250 kHz or more in addition to a limit of Note 2.  
A case with sample & hold function turn  $\phi_{AD}$  frequency into 1MHz or more in addition to a limit of Note 2.

**Table 20.4. Flash Memory Version Electrical Characteristics (Note 1) for 100 E/W cycle products**

Symbol	Parameter	Standard			Unit
		Min.	Typ. (Note 2)	Max	
–	Erase/Write cycle (Note 3)	100(Note 4)			cycle
–	Word program time (Vcc=5.0V, Topr=25°C)		75	600	μs
–	Block erase time	2Kbyte block	0.2	9	s
		8Kbyte block	0.4	9	s
		16Kbyte block	0.7	9	s
		32Kbyte block	1.2	9	s
td(SR-ES)	Time delay from Suspend Request until Erase Suspend			8	ms
–	Data retention time (Note 5)	20			year

**Table 20.5. Flash Memory Version Electrical Characteristics (Note 6) 10000 E/W cycle products (Option)  
[blockA and block B(Note 7)]**

Symbol	Parameter	Standard			Unit
		Min.	Typ. (Note 2)	Max	
–	Erase/Write cycle (Note 3, 8, 9)	10000(Note 4,10)			cycle
–	Word program time (Vcc=5.0V, Topr=25°C)		100		μs
–	Block erase time(Vcc=5.0V, Topr=25°C) (2Kbyte block)		0.3		s
td(SR-ES)	Time delay from Suspend Request until Erase Suspend			8	ms

Note 1: When not otherwise specified, Vcc = 2.7 to 5.5V; Topr = 0 to 60 °C.

Note 2: VCC = 5V; TOPR = 25 °C.

Note 3: Definition of E/W cycle: Each block may be written to a variable number of times - up to a maximum of the total number of distinct word addresses - for every block erase. Performing multiple writes to the same address before an erase operation is prohibited.

Note 4: Maximum number of E/W cycles for which operation is guaranteed.

Note 5: Topr = 55°C.


Note 6: When not otherwise specified, Vcc = 2.7 to 5.5V; Topr = -20 to 85°C / -40 to 85°C (Option).

Note 7: Table 20.5 applies for Block A or B E/W cycles > 1000. Otherwise, use Table 20.4.

Note 8: To reduce the number of E/W cycles, a block erase should ideally be performed after writing as many different word addresses (only one time each) as possible. It is important to track the total number of block erases.

Note 9: Should erase error occur during block erase, attempt to execute clear status register command, then clock erase command at least three times until erase error disappears.

Note 10: When Block A or B E/W cycles exceed 100 (Option), select one wait state per block access. When FMR17 is set to "1", one wait state is inserted per access to Block A or B - regardless of the value of PM17. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by PM17 - regardless of the setting of



**Table 20.6. Low Voltage Detection Circuit Electrical Characteristics (Note 1, Note 3)**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
Vdet4	Voltage down detection voltage (Note 1)	Vcc=0.8 to 5.5V	3.2	3.8	4.45	V
Vdet3	Reset level detection voltage (Notes 1)		2.3	2.8	3.4	V
Vdet3s	Low voltage reset retention voltage (Note 2)		-	-	1.7	V
Vdet3r	Low voltage reset release voltage		2.35	2.9	3.5	V

Note 1: Vdet4 > Vdet3

Note 2: Vdet3s is the min voltage at which "hardware reset 2" is maintained.

Note 3: The low voltage detection circuit is designed to use when Vcc is set to 5V.


**Table 20.7. Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during powering-on	Vcc=2.7 to 5.5V			2	ms
td(ROC)	Time for internal on-chip oscillator stabilization during powering-on		-	-	40	µs
td(R-S)	STOP release time (Note 2)				150	µs
td(W-S)	Low power dissipation mode wait mode release time (Note 2)				150	µs
td(S-R)	Hardware reset 2 release wait time	Vcc=Vdet3r to 5.5V		6 (Note 1)	20	ms
td(E-A)	Low voltage detection circuit operation start time (Note 3)	Vcc=2.7 to 5.5V			20	µs

Note 1: When VCC = 5V

Note 2: This is the time between interrupt for (STOP/WAIT) mode release and resumption of CPU clock operation.

Note 3: After enabling low voltage detection, this time is required before proper detection can occur.



$V_{CC} = 5V$ **Table 20.8. Electrical Characteristics (Note 1)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OH</sub> =-5mA	V <sub>CC</sub> -2.0		V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OH</sub> =-200μA	V <sub>CC</sub> -0.3		V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OH</sub> =-1mA	V <sub>CC</sub> -2.0	V <sub>CC</sub>	V
			LOWPOWER	I <sub>OH</sub> =-0.5mA	V <sub>CC</sub> -2.0	V <sub>CC</sub>	V
	HIGH output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		2.5	V
			LOWPOWER	With no load applied		1.6	V
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OL</sub> =5mA			2.0	V
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OL</sub> =200μA			0.45	V
V <sub>OL</sub>	LOW output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OL</sub> =1mA		2.0	V
			LOWPOWER	I <sub>OL</sub> =0.5mA		2.0	V
	LOW output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		0	V
			LOWPOWER	With no load applied		0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	TA0 <sub>IN</sub> to TA4 <sub>IN</sub> , TB0 <sub>IN</sub> to TB2 <sub>IN</sub> , INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, SCL, SDA, CLK0 to CLK2, TA2 <sub>OUT</sub> to TA4 <sub>OUT</sub> , KI0 to KI3, RxD0 to RxD2, S <sub>IN</sub> 3, S <sub>IN</sub> 4		0.2		1.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET		0.2		2.5	V
I <sub>IH</sub>	HIGH input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	V <sub>I</sub> =5V			5.0	μA
I <sub>IL</sub>	LOW input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	V <sub>I</sub> =0V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistance	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	V <sub>I</sub> =0V	30	50	170	kΩ
R <sub>I<sub>X</sub>IN</sub>	Feedback resistance	X <sub>IN</sub>			1.5		MΩ
R <sub>I<sub>X</sub>CIN</sub>	Feedback resistance	X <sub>CIN</sub>			15		MΩ
V <sub>RAM</sub>	RAM retention voltage		At stop mode	2.0			V

Note 1: Referenced to V<sub>CC</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>opr</sub> = -20 to 85 °C / -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

$V_{CC} = 5V$ **Table 20.9. Electrical Characteristics (2) (Note 1)**

Symbol	Parameter		Measuring condition		Standard			Unit
					Min.	Typ.	Max.	
I <sub>CC</sub>	Power supply current (V <sub>CC</sub> =3.0 to 5.5V)	The output pins are open and other pins are V <sub>SS</sub>	Flash memory	f(X <sub>IN</sub> )=20MHz, No division		18	25	mA
				No division, On-chip oscillation 1MHz		2		mA
			Flash memory Program	f(BCLK)=10MHz, V <sub>CC</sub> =5.0V		11		mA
			Flash memory Erase	f(BCLK)=10MHz, V <sub>CC</sub> =5.0V		11		mA
			Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash memory(Note 3)		420		μA
				On-chip oscillation 128kHz, No division, Wait mode		50		μA
			Flash memory	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		8.5		μA
				f(BCLK)=32kHz, Wait mode(Note 2), Oscillation capacity Low		3		μA
				Stop mode, T <sub>opr</sub> =25°C		0.8	3	μA
Idet4	Voltage down detection dissipation current (Note 4)				0.7	4	μA	
Idet3	Reset area detection dissipation current (Note 4)				1.2	8	μA	

Note 1: Referenced to V<sub>CC</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>opr</sub> = -20 to 85 °C / -40 to 85 °C, f(X<sub>IN</sub>)=20MHz unless otherwise specified.

Note 2: With one timer operated using fc32.

Note 3: This indicates the memory in which the program to be executed exists.

Note 4: I<sub>det</sub> is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit of VCR2 register

Idet3: VC26 bit of VCR2 register

$$V_{CC} = 5V$$

**Timing Requirements****( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)****Table 20.10. External Clock Input (XIN input)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c$	External clock input cycle time	50		ns
$t_{w(H)}$	External clock input HIGH pulse width	20		ns
$t_{w(L)}$	External clock input LOW pulse width	20		ns
$t_r$	External clock rise time		9	ns
$t_f$	External clock fall time		9	ns

$$V_{CC} = 5V$$

### Timing Requirements

( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{op} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.11. Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	100		ns
$t_{w(TAH)}$	TAiIN input HIGH pulse width	40		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	40		ns

**Table 20.12. Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	400		ns
$t_{w(TAH)}$	TAiIN input HIGH pulse width	200		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	200		ns

**Table 20.13. Timer A Input (External Trigger Input in One-shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	200		ns
$t_{w(TAH)}$	TAiIN input HIGH pulse width	100		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	100		ns

**Table 20.14. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIN input HIGH pulse width	100		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	100		ns

**Table 20.15. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT input cycle time	2000		ns
$t_{w(UPH)}$	TAiOUT input HIGH pulse width	1000		ns
$t_{w(UPL)}$	TAiOUT input LOW pulse width	1000		ns
$t_{su(UP-TiN)}$	TAiOUT input setup time	400		ns
$t_{h(TiN-UP)}$	TAiOUT input hold time	400		ns

**Table 20.16. Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	800		ns
$t_{su(TAiN-TAiOUT)}$	TAiOUT input setup time	200		ns
$t_{su(TAiOUT-TAiN)}$	TAiIN input setup time	200		ns

$$V_{CC} = 5V$$

### Timing Requirements

( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{op} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.17. Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (counted on one edge)	100		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on one edge)	40		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on one edge)	40		ns
$t_{c(TB)}$	TBiIN input cycle time (counted on both edges)	200		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on both edges)	80		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on both edges)	80		ns

**Table 20.18. Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	400		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	200		ns

**Table 20.19. Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	400		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	200		ns

**Table 20.20. A /D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	$\overline{ADTRG}$ input cycle time (trigger able minimum)	1000		ns
$t_{w(ADL)}$	$\overline{ADTRG}$ input LOW pulse width	125		ns

**Table 20.21. Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200		ns
$t_{w(CKH)}$	CLKi input HIGH pulse width	100		ns
$t_{w(CKL)}$	CLKi input LOW pulse width	100		ns
$t_{d(C-Q)}$	TxDi output delay time		80	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	70		ns
$t_{h(C-D)}$	RxDi input hold time	90		ns

**Table 20.22. External Interrupt  $\overline{INTi}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input HIGH pulse width	250		ns
$t_{w(INL)}$	$\overline{INTi}$ input LOW pulse width	250		ns



$$V_{CC} = 5V$$

### Timing Requirements

( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.23. Multi-master I<sup>2</sup>C bus Line**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock "0" status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock "1" status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs




Figure 20.1. Timing Diagram (1)




Figure 20.2. Timing Diagram (2)




Figure 20.3. Timing Diagram (3)

$V_{CC} = 3V$ **Table 20.24. Electrical Characteristics (Note 1)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OH</sub> =-1mA	V <sub>CC</sub> -0.5		V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OH</sub> =-0.1mA	V <sub>CC</sub> -0.5	V <sub>CC</sub>	V
			LOWPOWER	I <sub>OH</sub> =-50μA	V <sub>CC</sub> -0.5	V <sub>CC</sub>	V
	HIGH output voltage	X <sub>COU</sub> T	HIGHPOWER	With no load applied	2.5		V
			LOWPOWER	With no load applied	1.6		V
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OL</sub> =1mA			0.5	V
V <sub>OL</sub>	LOW output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OL</sub> =0.1mA		0.5	V
			LOWPOWER	I <sub>OL</sub> =50μA		0.5	V
	LOW output voltage	X <sub>COU</sub> T	HIGHPOWER	With no load applied	0		V
			LOWPOWER	With no load applied	0		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	TA0 <sub>IN</sub> to TA4 <sub>IN</sub> , TB0 <sub>IN</sub> to TB2 <sub>IN</sub> , INT0 to INT5, NMI, AD <sub>TRG</sub> , CTS0 to CTS2, SCL, SDA, CLK0 to CLK2, TA2 <sub>OUT</sub> to TA4 <sub>OUT</sub> , KI0 to KI3, RxD0 to RxD2, S <sub>IN</sub> 3, S <sub>IN</sub> 4		0.2		0.8	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET		0.2	0.7	1.8	V
I <sub>IH</sub>	HIGH input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	V <sub>I</sub> =3V			4.0	μA
I <sub>IL</sub>	LOW input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	V <sub>I</sub> =0V			-4.0	μA
R <sub>PULLUP</sub>	Pull-up resistance	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	V <sub>I</sub> =0V	50	100	500	kΩ
R <sub>IXIN</sub>	Feedback resistance	X <sub>IN</sub>			3.0		MΩ
R <sub>IXCIN</sub>	Feedback resistance	X <sub>CIN</sub>			25		MΩ
V <sub>RAM</sub>	RAM retention voltage		At stop mode	2.0			V

Note 1 : Referenced to V<sub>CC</sub>=2.7 to 3.3V, V<sub>SS</sub>=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=10MHz unless otherwise specified.

$V_{CC} = 3V$ **Table 20.25. Electrical Characteristics (2) (Note 1)**

Symbol	Parameter		Measuring condition		Min.	Standard		Unit
						Typ.	Max.	
I <sub>cc</sub>	Power supply current (V <sub>CC</sub> =2.7 to 3.6V)	The output pins are open and other pins are V <sub>SS</sub>	Flash memory	f(BCLK)=10MHz, No division		8	13	mA
			Flash memory Program	f(BCLK)=10MHz, V <sub>CC</sub> =3.0V		11		mA
			Flash memory Erase	f(BCLK)=10MHz, V <sub>CC</sub> =3.0V		11		mA
			Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		20		μA
				f(BCLK)=32kHz, Low power dissipation mode, Flash memory(Note 3)		450		μA
				On-chip oscillation, Wait mode		45		μA
			Flash memory	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		6.6		μA
f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity Low		2.2			μA			
		Stop mode, T <sub>opr</sub> =25°C		0.7	3	μA		
I <sub>det4</sub>	Voltage down detection dissipation current (Note 4)					0.6	4	μA
I <sub>det3</sub>	Reset level detection dissipation current (Note 4)					1.0	5	μA

Note 1: Referenced to V<sub>CC</sub>=2.7 to 3.3V, V<sub>SS</sub>=0V at T<sub>opr</sub> = -20 to 85 °C / -40 to 85 °C, f(BCLK)=10MHz unless otherwise specified.

Note 2: With one timer operated using fc32.

Note 3: This indicates the memory in which the program to be executed exists.

Note 4: I<sub>det</sub> is dissipation current when the following bit is set to "1" (detection circuit enabled).

I<sub>det4</sub>: VC27 bit of VCR2 register

I<sub>det3</sub>: VC26 bit of VCR2 register

$$V_{CC} = 3V$$

**Timing Requirements****( $V_{CC} = 3V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)****Table 20.26. External Clock Input (XIN input)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c$	External clock input cycle time	100		ns
$t_{w(H)}$	External clock input HIGH pulse width	40		ns
$t_{w(L)}$	External clock input LOW pulse width	40		ns
$t_r$	External clock rise time		18	ns
$t_f$	External clock fall time		18	ns

$$V_{CC} = 3V$$

### Timing Requirements

( $V_{CC} = 3V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.27. Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	150		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	60		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	60		ns

**Table 20.28. Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	600		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	300		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	300		ns

**Table 20.29. Timer A Input (External Trigger Input in One-shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	300		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	150		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	150		ns

**Table 20.30. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIn input HIGH pulse width	150		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	150		ns

**Table 20.31. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT input cycle time	3000		ns
$t_{w(UPH)}$	TAiOUT input HIGH pulse width	1500		ns
$t_{w(UPL)}$	TAiOUT input LOW pulse width	1500		ns
$t_{su(UP-TiN)}$	TAiOUT input setup time	600		ns
$t_{h(TiN-UP)}$	TAiOUT input hold time	600		ns

**Table 20.32. Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	2		$\mu s$
$t_{su(TAiN-TAiOUT)}$	TAiOUT input setup time	500		ns
$t_{su(TAiOUT-TAiN)}$	TAiIn input setup time	500		ns

$$V_{CC} = 3V$$

### Timing Requirements

( $V_{CC} = 3V$ ,  $V_{SS} = 0V$ , at  $T_{op} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.33. Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (counted on one edge)	150		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on one edge)	60		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on one edge)	60		ns
$t_{c(TB)}$	TBiIN input cycle time (counted on both edges)	300		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on both edges)	120		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on both edges)	120		ns

**Table 20.34. Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	600		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	300		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	300		ns

**Table 20.35. Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	600		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	300		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	300		ns

**Table 20.36. A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	$\overline{ADTRG}$ input cycle time (trigger able minimum)	1500		ns
$t_{w(ADL)}$	$\overline{ADTRG}$ input LOW pulse width	200		ns

**Table 20.37. Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	300		ns
$t_{w(CKH)}$	CLKi input HIGH pulse width	150		ns
$t_{w(CKL)}$	CLKi input LOW pulse width	150		ns
$t_{d(C-Q)}$	TxDi output delay time		160	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	100		ns
$t_{h(C-D)}$	RxDi input hold time	90		ns

**Table 20.38. External Interrupt  $\overline{INTi}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input HIGH pulse width	380		ns
$t_{w(INL)}$	$\overline{INTi}$ input LOW pulse width	380		ns



$$V_{CC} = 3V$$

### Timing Requirements

( $V_{CC} = 3V$ ,  $V_{SS} = 0V$ , at  $T_{op} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.39. Multi-master I<sup>2</sup>C bus Line**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock "0" status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock "1" status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs




Figure 20.4. Timing Diagram (1)




Figure 20.5. Timing Diagram (2)




Figure 20.6. Timing Diagram (3)

## 20.2. T version

Table 20.40. Absolute Maximum Ratings

Symbol	Parameter		Condition	Rated value	Unit
V <sub>CC</sub>	Supply voltage		V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.5	V
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.5	V
V <sub>I</sub>	Input voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , V <sub>REF</sub> , RESET, CNV <sub>SS</sub>		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>OUT</sub>		-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power dissipation		T <sub>opr</sub> =25 °C	300	mW
T <sub>opr</sub>	Operating ambient temperature			-40 to 85	°C
T <sub>stg</sub>	Storage temperature			-65 to 150	°C

**Table 20.41. Recommended Operating Conditions (Note 1)**



Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage		3.0		5.5	V
AV <sub>CC</sub>	Analog supply voltage			V <sub>CC</sub>		V
V <sub>SS</sub>	Supply voltage			0		V
AV <sub>SS</sub>	Analog supply voltage			0		V
V <sub>IH</sub>	HIGH input voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	0.7V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	LOW input voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	0		0.3V <sub>CC</sub>	V
I <sub>OH</sub> (peak)	HIGH peak output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			-10.0	mA
I <sub>OH</sub> (avg)	HIGH average output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			-5.0	mA
I <sub>OL</sub> (peak)	LOW peak output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			10.0	mA
I <sub>OL</sub> (avg)	LOW average output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			5.0	mA
f (X <sub>IN</sub> )	Main clock input oscillation frequency (Note 3)		0		20	MHz
f (X <sub>CIN</sub> )	Sub-clock oscillation frequency			32.768	50	kHz
f <sub>1</sub> (ROC)	On-chip oscillation frequency 1		0.5	1	2	MHz
f <sub>2</sub> (ROC)	On-chip oscillation frequency 2		1	2	4	MHz
f <sub>3</sub> (ROC)	On-chip oscillation frequency 3		8	16	26	MHz
f (PLL)	PLL clock oscillation frequency (Note 3)		10		20	MHz
f (BCLK)	CPU operation clock		0		20	MHz
T <sub>SU</sub> (PLL)	PLL frequency synthesizer stabilization wait time		V <sub>CC</sub> =5.0V		20	ms
			V <sub>CC</sub> =3.0V		50	ms

Note 1: Referenced to V<sub>CC</sub> = 3.0 to 5.5V at Topr = -40 to 85 °C unless otherwise specified.

Note 2: The mean output current is the mean value within 100ms.

Note 3: Relationship between main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.

Note 4: The total IOL(peak) for all ports must be 80mA max. The total IOH(peak) for all ports must be -80mA max.



**Table 20.42. A/D Conversion Characteristics (Note 1)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
–	Resolution		$V_{REF} = V_{CC}$			10	Bits
INL	Integral non-linearity error	10 bit	$V_{REF} = V_{CC} = 5V$			$\pm 3$	LSB
			$V_{REF} = V_{CC} = 3.3V$			$\pm 5$	LSB
		8 bit	$V_{REF} = V_{CC} = 3.3V$			$\pm 2$	LSB
–	Absolute accuracy	10 bit	$V_{REF} = V_{CC} = 5V$			$\pm 3$	LSB
			$V_{REF} = V_{CC} = 3.3V$			$\pm 5$	LSB
		8 bit	$V_{REF} = V_{CC} = 3.3V$			$\pm 2$	LSB
DNL	Differential non-linearity error					$\pm 1$	LSB
–	Offset error					$\pm 3$	LSB
–	Gain error					$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance		$V_{REF} = V_{CC}$	10		40	$k\Omega$
$t_{CONV}$	Conversion time(10bit), Sample & hold function available		$V_{REF} = V_{CC} = 5V, \phi_{AD} = 10MHz$	3.3			$\mu s$
$t_{CONV}$	Conversion time(8bit), Sample & hold function available		$V_{REF} = V_{CC} = 5V, \phi_{AD} = 10MHz$	2.8			$\mu s$
$t_{SAMP}$	Sampling time			0.3			$\mu s$
$V_{REF}$	Reference voltage			2.0		$V_{CC}$	V
$V_{IA}$	Analog input voltage			0		$V_{REF}$	V

Note 1: Referenced to  $V_{CC} = AV_{CC} = V_{REF} = 3.3$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = 0V$  at  $T_{opr} = -40$  to  $85^\circ C$  unless otherwise specified.

Note 2: AD operation clock frequency ( $\phi_{AD}$  frequency) must be 10 MHz or less. And divide the  $f_{AD}$  if  $V_{CC}$  is less than 4.2V, and make  $\phi_{AD}$  frequency equal to or lower than  $f_{AD}/2$ .

Note 3: A case without sample & hold function turn  $\phi_{AD}$  frequency into 250 kHz or more in addition to a limit of Note 3.  
A case with sample & hold function turn  $\phi_{AD}$  frequency into 1MHz or more in addition to a limit of Note 3.

**Table 20.43. Flash Memory Version Electrical Characteristics (Note 1) for 100 E/W cycle products**

Symbol	Parameter	Standard			Unit
		Min.	Typ. (Note 2)	Max	
–	Erase/Write cycle (Note 3)	100(Note 4)			cycle
–	Word program time (Vcc=5.0V, Topr=25°C)		75	600	µs
–	Block erase time	2Kbyte block	0.2	9	s
		8Kbyte block	0.4	9	s
		16Kbyte block	0.7	9	s
		32Kbyte block	1.2	9	s
td(SR-ES)	Time delay from Suspend Request until Erase Suspend			8	ms
–	Data retention time (Note 5)	20			year

**Table 20.44. Flash Memory Version Electrical Characteristics (Note 6) for 10000 E/W cycle products (Option)****[Block A and Block B (Note 7)]**

Symbol	Parameter	Standard			Unit
		Min.	Typ. (Note 2)	Max	
–	Erase/Write cycle (Note 3, 8, 9)	10000(Note 4,10)			cycle
–	Word program time (Vcc=5.0V, Topr=25°C)		100		µs
–	Block erase time(Vcc=5.0V, Topr=25°C) (2Kbyte block)		0.3		s
td(SR-ES)	Time delay from Suspend Request until Erase Suspend			8	ms

Note 1: When not otherwise specified, Vcc = 3.0 to 5.5V; Topr = 0 to 60 °C.

Note 2: VCC = 5V; TOPR = 25 °C.

Note 3: Definition of E/W cycle: Each block may be written to a variable number of times - up to a maximum of the total number of distinct word addresses - for every block erase. Performing multiple writes to the same address before an erase operation is prohibited.

Note 4: Maximum number of E/W cycles for which operation is guaranteed.

Note 5: Topr = 55°C.


Note 6: When not otherwise specified, Vcc = 3.0 to 5.5V; Topr = -40 to 85°C.

Note 7: Table 20.44 applies for Block A or B E/W cycles > 1000. Otherwise, use Table 20.43.

Note 8: To reduce the number of E/W cycles, a block erase should ideally be performed after writing as many different word addresses (only one time each) as possible. It is important to track the total number of block erases.

Note 9: Should erase error occur during block erase, attempt to execute clear status register command, then clock erase command at least three times until erase error disappears.

Note 10: When Block A or B E/W cycles exceed 100 (Option), select one wait state per block access. When FMR17 is set to "1", one wait state is inserted per access to Block A or B - regardless of the value of PM17. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by PM17 - regardless of the setting of




**Table 20.45. Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during powering-on	V <sub>CC</sub> =3.0 to 5.5V			2	ms
td(ROC)	Time for internal on-chip oscillator stabilization during powering-on		-	-	40	μs
td(R-S)	STOP release time (Note 2)				150	μs
td(W-S)	Low power dissipation mode wait mode release time (Note 2)				150	μs
td(M-L)	Time for internal power supply stabilization when main clock oscillation starts				50	μs
td(S-R)	Hardware reset 2 release wait time	V <sub>CC</sub> =V <sub>det3r</sub> to 5.5V		6 (Note 1)	20	ms
td(E-A)	Low voltage detection circuit operation start time (Note 3)	V <sub>CC</sub> =3.0 to 5.5V			20	μs

Note 1: When V<sub>CC</sub> = 5V

Note 2: This is the time between interrupt for (STOP/WAIT) mode release and resumption of CPU clock operation.

Note 3: After enabling low voltage detection, this time is required before proper detection can occur.





**V<sub>CC</sub> = 5V****Table 20.46. Electrical Characteristics (Note 1)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OH</sub> =-5mA	V <sub>CC</sub> -2.0		V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OH</sub> =-200μA	V <sub>CC</sub> -0.3		V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OH</sub> =-1mA	V <sub>CC</sub> -2.0	V <sub>CC</sub>	V
			LOWPOWER	I <sub>OH</sub> =-0.5mA	V <sub>CC</sub> -2.0	V <sub>CC</sub>	V
	HIGH output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		2.5	V
			LOWPOWER	With no load applied		1.6	V
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OL</sub> =5mA			2.0	V
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OL</sub> =200μA			0.45	V
V <sub>OL</sub>	LOW output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OL</sub> =1mA		2.0	V
			LOWPOWER	I <sub>OL</sub> =0.5mA		2.0	V
	LOW output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		0	V
			LOWPOWER	With no load applied		0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	TA0IN to TA4IN, TB0IN to TB2IN, INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, SCL, SDA, CLK0 to CLK2, TA2OUT to TA4OUT, KI0 to KI3, RxD0 to RxD2, SIN3, SIN4		0.2		1.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET		0.2		2.5	V
I <sub>IH</sub>	HIGH input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , XIN, RESET, CNVss	V <sub>I</sub> =5V			5.0	μA
I <sub>IL</sub>	LOW input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , XIN, RESET, CNVss	V <sub>I</sub> =0V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistance	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	V <sub>I</sub> =0V	30	50	170	k
R <sub>I<sub>X</sub>IN</sub>	Feedback resistance	XIN			1.5		M
R <sub>I<sub>X</sub>CIN</sub>	Feedback resistance	XCIN			15		M
V <sub>RAM</sub>	RAM retention voltage		At stop mode	2.0			V

Note 1: Referenced to V<sub>CC</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at Topr = -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

$V_{CC} = 5V$ **Table 20.47. Electrical Characteristics (2) (Note 1)**

Symbol	Parameter		Measuring condition		Standard			Unit
					Min.	Typ.	Max.	
I <sub>CC</sub>	Power supply current (V <sub>CC</sub> =3.0 to 5.5V)	The output pins are open and other pins are V <sub>SS</sub>	Flash memory	f(X <sub>IN</sub> )=20MHz, No division		18	25	mA
				No division, On-chip oscillation 1MHz		2		mA
			Flash memory Program	f(BCLK)=10MHz, V <sub>CC</sub> =5.0V		11		mA
			Flash memory Erase	f(BCLK)=10MHz, V <sub>CC</sub> =5.0V		11		mA
			Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash memory(Note 3)		420		μA
				On-chip oscillation 125kHz, No division, Wait mode		50		μA
			Flash memory	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		8.5		μA
				f(BCLK)=32kHz, Wait mode(Note 2), Oscillation capacity Low		3		μA
				Stop mode, T <sub>opr</sub> =25°C		0.8	3	μA

Note 1: Referenced to V<sub>CC</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>opr</sub> = -40 to 85 °C, f(X<sub>IN</sub>)=20MHz unless otherwise specified.

Note 2: With one timer operated using fc32.

Note 3: This indicates the memory in which the program to be executed exists.

$$V_{CC} = 5V$$

**Timing Requirements****( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}C$  unless otherwise specified)****Table 20.48. External Clock Input (XIN input)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c$	External clock input cycle time	50		ns
$t_{w(H)}$	External clock input HIGH pulse width	20		ns
$t_{w(L)}$	External clock input LOW pulse width	20		ns
$t_r$	External clock rise time		9	ns
$t_f$	External clock fall time		9	ns

$$V_{CC} = 5V$$

### Timing Requirements

( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.49. Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	100		ns
$t_{w(TAH)}$	TAiIN input HIGH pulse width	40		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	40		ns

**Table 20.50. Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	400		ns
$t_{w(TAH)}$	TAiIN input HIGH pulse width	200		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	200		ns

**Table 20.51. Timer A Input (External Trigger Input in One-shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	200		ns
$t_{w(TAH)}$	TAiIN input HIGH pulse width	100		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	100		ns

**Table 20.52. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIN input HIGH pulse width	100		ns
$t_{w(TAL)}$	TAiIN input LOW pulse width	100		ns

**Table 20.53. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT input cycle time	2000		ns
$t_{w(UPH)}$	TAiOUT input HIGH pulse width	1000		ns
$t_{w(UPL)}$	TAiOUT input LOW pulse width	1000		ns
$t_{su(UP-TiN)}$	TAiOUT input setup time	400		ns
$t_{h(TiN-UP)}$	TAiOUT input hold time	400		ns

**Table 20.54. Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	800		ns
$t_{su(TAiN-TAiOUT)}$	TAiOUT input setup time	200		ns
$t_{su(TAiOUT-TAiN)}$	TAiIN input setup time	200		ns

$$V_{CC} = 5V$$

### Timing Requirements

( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{op} = -40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.55. Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (counted on one edge)	100		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on one edge)	40		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on one edge)	40		ns
$t_{c(TB)}$	TBiIN input cycle time (counted on both edges)	200		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on both edges)	80		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on both edges)	80		ns

**Table 20.56. Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	400		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	200		ns

**Table 20.57. Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	400		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	200		ns

**Table 20.58. A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	$\overline{ADTRG}$ input cycle time (trigger able minimum)	1000		ns
$t_{w(ADL)}$	$\overline{ADTRG}$ input LOW pulse width	125		ns

**Table 20.59. Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200		ns
$t_{w(CKH)}$	CLKi input HIGH pulse width	100		ns
$t_{w(CKL)}$	CLKi input LOW pulse width	100		ns
$t_{d(C-Q)}$	TxDi output delay time		80	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	70		ns
$t_{h(C-D)}$	RxDi input hold time	90		ns

**Table 20.60. External Interrupt  $\overline{INTi}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input HIGH pulse width	250		ns
$t_{w(INL)}$	$\overline{INTi}$ input LOW pulse width	250		ns

$V_{CC} = 5V$ **Timing Requirements****( $V_{CC} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}C$  unless otherwise specified)****Table 20.61. Multi-master I<sup>2</sup>C bus Line**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		$\mu s$
tHD;STA	The hold time in start condition	4.0		0.6		$\mu s$
tLOW	The hold time in SCL clock "0" status	4.7		1.3		$\mu s$
tR	SCL, SDA signals' rising time		1000	$20+0.1C_b$	300	ns
tHD;DAT	Data hold time	0		0	0.9	$\mu s$
tHIGH	The hold time in SCL clock "1" status	4.0		0.6		$\mu s$
tF	SCL, SDA signals' falling time		300	$20+0.1C_b$	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		$\mu s$
tsu;STO	Stop condition setup time	4.0		0.6		$\mu s$




Figure 20.7. Timing Diagram (1)




Figure 20.8. Timing Diagram (2)




Figure 20.9. Timing Diagram (3)



$V_{CC} = 3V$ **Table 20.62. Electrical Characteristics (Note)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OH</sub> =-1mA	V <sub>CC</sub> -0.5		V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OH</sub> =-0.1mA	V <sub>CC</sub> -0.5	V <sub>CC</sub>	V
			LOWPOWER	I <sub>OH</sub> =-50μA	V <sub>CC</sub> -0.5	V <sub>CC</sub>	
	HIGH output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		2.5	V
			LOWPOWER	With no load applied		1.6	
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	I <sub>OL</sub> =1mA			0.5	V
V <sub>OL</sub>	LOW output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OL</sub> =0.1mA		0.5	V
			LOWPOWER	I <sub>OL</sub> =50μA		0.5	
	LOW output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		0	V
			LOWPOWER	With no load applied		0	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	TA0 <sub>IN</sub> to TA4 <sub>IN</sub> , TB0 <sub>IN</sub> to TB2 <sub>IN</sub> , INT <sub>0</sub> to INT <sub>5</sub> , NMI, AD <sub>TRG</sub> , CTS <sub>0</sub> to CTS <sub>2</sub> , SCL, SDA, CLK <sub>0</sub> to CLK <sub>2</sub> , TA2 <sub>OUT</sub> to TA4 <sub>OUT</sub> , KI <sub>0</sub> to KI <sub>3</sub> , RxD <sub>0</sub> to RxD <sub>2</sub> , SIN <sub>3</sub> , SIN <sub>4</sub>		0.2		0.8	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET		0.2	0.7	1.8	V
I <sub>IH</sub>	HIGH input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	V <sub>I</sub> =3V			4.0	μA
I <sub>IL</sub>	LOW input current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> X <sub>IN</sub> , RESET, CNV <sub>SS</sub>	V <sub>I</sub> =0V			-4.0	μA
R <sub>PULLUP</sub>	Pull-up resistance	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>3</sub> , P9 <sub>5</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>	V <sub>I</sub> =0V	50	100	500	kΩ
R <sub>IXIN</sub>	Feedback resistance	X <sub>IN</sub>			3.0		MΩ
R <sub>IXCIN</sub>	Feedback resistance	X <sub>CIN</sub>			25		MΩ
V <sub>RAM</sub>	RAM retention voltage		At stop mode	2.0			V

Note 1 : Referenced to V<sub>CC</sub>=3.0 to 3.3V, V<sub>SS</sub>=0V at T<sub>opr</sub> = -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

$V_{CC} = 3V$ **Table 20.63. Electrical Characteristics (2) (Note 1)**

Symbol	Parameter		Measuring condition		Min.	Standard		Unit
						Typ.	Max.	
I <sub>CC</sub>	Power supply current (V <sub>CC</sub> =2.7 to 3.6V)	The output pins are open and other pins are V <sub>SS</sub>	Flash memory	f(BCLK)=10MHz, No division		8	13	mA
			Flash memory Program	f(BCLK)=10MHz, V <sub>CC</sub> =3.0V		11		mA
			Flash memory Erase	f(BCLK)=10MHz, V <sub>CC</sub> =3.0V		11		mA
			Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		20		μA
				f(BCLK)=32kHz, Low power dissipation mode, Flash memory(Note 3)		450		μA
				On-chip oscillation, Wait mode		45		μA
			Flash memory	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		6.6		μA
				f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity Low		2.2		μA
Stop mode, T <sub>opr</sub> =25°C		0.7		3	μA			

Note 1: Referenced to V<sub>CC</sub>=3.0 to 3.3V, V<sub>SS</sub>=0V at T<sub>opr</sub> = -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

Note 2: With one timer operated using FC32.

Note 3: This indicates the memory in which the program to be executed exists.

**Timing Requirements****(V<sub>CC</sub> = 3V, V<sub>SS</sub> = 0V, at Topr = – 40 to 85°C unless otherwise specified)****Table 20.64. External Clock Input (XIN input)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub>	External clock input cycle time	100		ns
t <sub>w(H)</sub>	External clock input HIGH pulse width	40		ns
t <sub>w(L)</sub>	External clock input LOW pulse width	40		ns
t <sub>r</sub>	External clock rise time		18	ns
t <sub>f</sub>	External clock fall time		18	ns

$$V_{CC} = 3V$$

### Timing Requirements

( $V_{CC} = 3V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.65. Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	150		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	60		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	60		ns

**Table 20.66. Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	600		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	300		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	300		ns

**Table 20.67. Timer A Input (External Trigger Input in One-shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	300		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	150		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	150		ns

**Table 20.68. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIn input HIGH pulse width	150		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	150		ns

**Table 20.69. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT input cycle time	3000		ns
$t_{w(UPH)}$	TAiOUT input HIGH pulse width	1500		ns
$t_{w(UPL)}$	TAiOUT input LOW pulse width	1500		ns
$t_{su(UP-TiN)}$	TAiOUT input setup time	600		ns
$t_{h(TiN-UP)}$	TAiOUT input hold time	600		ns

**Table 20.70. Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	2		$\mu s$
$t_{su(TAiN-TAiOUT)}$	TAiOUT input setup time	500		ns
$t_{su(TAiOUT-TAiN)}$	TAiIn input setup time	500		ns

$$V_{CC} = 3V$$

### Timing Requirements

( $V_{CC} = 3V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.71. Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (counted on one edge)	150		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on one edge)	60		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on one edge)	60		ns
$t_{c(TB)}$	TBiIN input cycle time (counted on both edges)	300		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on both edges)	120		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on both edges)	120		ns

**Table 20.72. Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	600		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	300		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	300		ns

**Table 20.73. Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	600		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	300		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	300		ns

**Table 20.74. A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	$\overline{ADTRG}$ input cycle time (trigger able minimum)	1500		ns
$t_{w(ADL)}$	$\overline{ADTRG}$ input LOW pulse width	200		ns

**Table 20.75. Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	300		ns
$t_{w(CKH)}$	CLKi input HIGH pulse width	150		ns
$t_{w(CKL)}$	CLKi input LOW pulse width	150		ns
$t_{d(C-Q)}$	TxDi output delay time		160	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	100		ns
$t_{h(C-D)}$	RxDi input hold time	90		ns

**Table 20.76. External Interrupt  $\overline{INTi}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input HIGH pulse width	380		ns
$t_{w(INL)}$	$\overline{INTi}$ input LOW pulse width	380		ns

$$V_{CC} = 3V$$

### Timing Requirements

( $V_{CC} = 3V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 20.77. Multi-master I<sup>2</sup>C bus Line**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock "0" status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock "1" status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs




Figure 20.10. Timing Diagram (1)




Figure 20.11. Timing Diagram (2)




Figure 20.12. Timing Diagram (3)



## 21. Flash Memory Version

### 21.1 Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

In the flash memory version, the flash memory can be used in four rewrite mode : CPU rewrite mode, standard serial I/O mode, parallel I/O mode and CAN I/O.

Table 21.1 shows the flash memory version specifications. (Refer to “Table 1.2.1 Performance Outline of M16C/29 Group (80-pin device)” for the items not listed in Table 21.1.” or “Table 1.2.2 Performance Outline of M16C/29 Group (64-pin device)”).

**Table 21.1. Flash Memory Version Specifications**

Item		Specification
Flash memory operating mode		4 modes (CPU rewrite, standard serial I/O, parallel I/O, CAN I/O)
Erase block		See Figure 21.2.1 to 21.2.3 Flash Memory Block Diagram
Program method		In units of word
Erase method		Block erase
Program, erase control method		Program and erase controlled by software command
Protect method		All user blocks are write protected by bit FMR16. In addition, the block 0 and block 1 are write protected by bit FMR02.
Number of commands		5 commands
Program/Eraseduranc	Block 0 to 5 (program area)	100 times 1,000 times (Option)
(Note1)	Block A and B (data are) (Note2)	100 times 10,000 times (Option)
Data Retention		20 years (T <sub>opr</sub> = 55°C)
ROM code protection		Parallel I/O, standard serial I/O and CAN I/O modes are supported.

Note 1: Program and erase endurance definition

Program and erase endurance are the erase endurance of each block. If the program and erase endurance are n times (n=100,1,000,10,000), each block can be erased n times. For example, if a 2-Kbyte block A is erased after writing 1 word data 1024 times, each to different addresses, this is counted as one program and erasure. However, data cannot be written to the same address more than once without erasing the block. (Rewrite disabled)

Note 2: To use the limited number of erasure efficiently, write to unused address within the block instead of rewrite. Erase block only after all possible address are used. For example, an 8-word program can be written 128 times before erase is necessary. Maintaining an equal number of erasure between Block A and B will also improve efficiency. We recommend keeping track of the number of times erasure is used.

**Table 21.2. Flash Memory Rewrite Modes Overview**

Flash memory rewrite mode	CPU rewrite mode	Standard serial I/O mode	Parallel I/O mode	CAN I/O mode
Function	The user ROM area is rewritten when the CPU executes software command from the CPU. EW0 mode: Rewrite in area other than flash memory EW1 mode: Rewrite in flash memory	The user ROM area is rewritten using a dedicated serial programmer. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2: UART	The user ROM areas are rewritten using a dedicated parallel programmer.	The user ROM areas is rewritten using a dedicated CAN programmer.
Areas which can be rewritten	User ROM area	User ROM area	User ROM area	User ROM area
Operation mode	Single chip mode	Boot mode	Parallel I/O mode	Boot mode
ROM programmer	None	Serial programmer	Parallel programmer	CAN programmer

## 21.2 Memory Map

The flash memory contains the user ROM area and the boot ROM area (reserved area). Figures 21.2.1 to 21.2.3 show the flash memory block diagram. The user ROM area has space to store the microcomputer operation program in single-chip mode and a separate 4K Data block area (two 2K blocks A and B).

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite, standard serial input/output, and parallel input/output modes. However, if block 0 and 1 are rewritten in CPU rewrite mode, setting the FMR02 bit in the FMR0 register to "1" (block 0, 1 rewrite enabled) and the FMR16 bit in the FMR1 register to "1" (blocks 0 to 5 rewrite enabled) enable rewriting. Also, if blocks 2 to 5 are rewritten in CPU rewrite mode, setting the FMR16 bit in the FMR1 register to "1" (blocks 0 to 5 rewrite enabled) enables writing. Setting the PM10 bit in the PM1 register to "1" (data area access enabled) for block A and B enables to use.




Figure 21.2.1. Flash Memory Block Diagram (ROM capacity 64K byte)

The M16C/29 (flash memory version) contains the flash memory that can be rewritten with a single voltage. For this flash memory, four flash memory modes are available in which to read, program, and erase: parallel I/O, standard serial I/O and CAN I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the following sections.

The flash memory is divided into several blocks as shown in Figures 21.2.1 to 21.2.3, so that memory can be erased one block at a time.

In addition to the user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O mode. This boot ROM area has a standard serial I/O mode control program stored in it when shipped from the factory, which can be rewritten with a rewrite control program, to suit the user's application system. When the CPU is shifted to the stop or wait modes, power to the internal flash memory is automatically shut off. It is reconnected automatically when CPU operation is restored.




Figure 21.2.2. Flash Memory Block Diagram (ROM capacity 96K byte)




Figure 21.2.3. Flash Memory Block Diagram (ROM capacity 128K byte)

## 21.3 Functions To Prevent Flash Memory from Rewriting


The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard input/output mode to prevent the flash memory from reading or rewriting.

### 21.3.1 ROM Code Protect Function


The ROM code protect function prevents the flash memory from reading and rewriting in parallel input/output mode. Figure 21.3.1.1 shows the ROMCP register. The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled and reading and rewriting flash memory is disabled when setting either or both of two ROMCP1 bits to “0” other than the ROMCR bit is ‘002’. However, when setting the ROMCR bit to ‘002’, the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits can not be changed in parallel input/output mode. Therefore, use the standard serial input/output or other modes to rewrite the flash memory.

### 21.3.2 ID Code Check Function

Use the ID code check function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the seven bytes ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not acknowledged. The ID code consists of 8-bit data, starting with the first byte, into addresses, 0FFFDF<sub>16</sub>, 0FFFE3<sub>16</sub>, 0FFFEB<sub>16</sub>, 0FFFEF<sub>16</sub>, 0FFFF3<sub>16</sub>, 0FFF7<sub>16</sub>, and 0FFFFB<sub>16</sub>. The flash memory has a program with the ID code set in these addresses.



**Figure 21.3.1.1. ROMCP Register**



**Figure 21.3.2.1. Address for ID Code Stored**

## 21.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. In CPU rewrite mode, only the user ROM area shown in Figure 21.2.1 to 21.2.3 can be rewritten and the boot ROM area cannot be rewritten. The Program and the Block Erase commands are executed only on blocks in the user ROM area. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without using a ROM programmer, etc.

For interrupts (maskable) requested during an erase operation, the flash memory offers an erase-suspend function in which the erasing operation can be suspended, and access made available to the flash. Erase-write 0 (EW0) mode and erase-write 1 (EW1) mode are provided in CPU rewrite mode. Table 21.4.1 shows the differences between erase-write 0 (EW0) and erase-write 1 (EW1) modes. 1 wait is required for the CPU erase-write operations.

Table 19.4.1. EW0 Mode and EW1 Mode

Item	EW0 mode	EW1 mode (Note 2)
Operation mode	Single chip mode	Single chip mode
Area where rewrite control program can be placed	User ROM area	User ROM area
Area where rewrite control program can be executed	The rewrite control program must be transferred to any area other than the flash memory (e.g., RAM) before being executed	The rewrite control program can be executed in the user ROM area
Area which can be rewritten	User ROM area	User ROM area However, this excludes blocks with the rewrite control program
Software command Restrictions	None	<ul style="list-style-type: none"> <li>• Program, block erase command Cannot be executed in a block having the rewrite control program</li> <li>• Read status register command Can not be used</li> </ul>
Mode after programming or erasing	Read Status Register mode	Read Array mode
CPU state during auto-write and auto-erase	Operation	Hold state (I/O ports retain the state before the command is executed (Note 1))
Flash memory status detection(Note 2)	<ul style="list-style-type: none"> <li>• Read the FMR00, FMR06 and FMR07 bits in the FMR0 register by a program</li> <li>• Execute the read status register command and read the SR7, SR5 and SR4 bits</li> </ul>	Read the FMR0 register's FMR00, FMR06, and FMR07 bits in a program
Condition for transferring to erase-suspend (Note 3)	Set the FMR40 and FMR41 bits in the FMR4 register to "1" by program.	The FMR40 bit in the FMR4 register is set to "1" and the interrupt request of

Note 1: Do not generate a DMA transfer.

Note 2: Block 1 and 0 are enabled to rewrite by setting the FMR02 bit in the FMR0 register to "1" and setting the FMR16 bit in the FMR1 register to "1". Block 2 to 4 are enabled to rewrite by setting the FMR16 bit in the FMR1 register to "1".

Note 3: The time, until entering erase suspend and reading flash is enabled, is maximum td (SR-ES) after satisfying the conditions.



### 21.4.1 EW0 Mode

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled) and is ready to acknowledge the software commands. EW0 mode is selected by setting the FMR11 bit in the FMR1 register to "0". When setting the FMR01 bit to "1", set to "1" after first writing "0". The software commands control programming and erasing. The FMR0 register or the status register indicates whether a programming or erasing operation is completed. When entering the erase-suspend during the auto-erasing, set the FMR40 bit to "1" (erase-suspend enabled) and the FMR41 bit to "1" (suspend request). And wait for  $t_d(SR-ES)$ . After verifying the FMR46 bit is set to "1" (auto-erase stop), access to the user ROM area. When setting the FMR41 bit to "0" (erase restart), auto-erasing is restarted.

### 21.4.2 EW1 Mode

EW1 mode is selected by setting the FMR11 bit to "1" after the FMR01 bit is set to "1". (set to "1" after first writing "0"). The FMR0 register indicates whether or not a programming or an erasing operation is completed. Do not execute the software commands of read status register in EW1 mode.

When an erase/program operation is initiated the CPU halts all program execution until the operation is completed or erase-suspend is required. When enabling an erase suspend function, set the FMR40 bit to "1" (erase suspend enabled) and execute block erase commands. Also, preliminarily set an interrupt to enter the erase-suspend to an interrupt enabled status. After  $t_d(SR-ES)$  from an interrupt request and entering erase suspend, an interrupt can be acknowledged. When an interrupt request is generated, the FMR41 bit is automatically set to "1" (suspend request) and an auto-erasing is halted. If an auto-erasing is not completed (the FMR00 bit is "0") after an interrupt process completed, set the FMR41 bit to "0" (to restart the erase operation) and execute block erase commands again.

## 21.5 Register Description

Figure 21.5.1 shows the flash memory control register 0 and flash memory control register 1. Figure 21.5.2 shows the flash memory control register 4.

### 21.5.1 Flash memory control register 0 (FMR0):

#### •FMR 00 Bit

This bit indicates the operation status of the flash memory. The bit is “0” during programming, erasing, or erase-suspend mode; otherwise, the bit is “1”.

#### •FMR01 Bit

The microcomputer can be placed in CPU erase-write mode when this bit is “1”. It allows flash instructions to be executed. To set this bit to “1”, it is necessary to set to “1” after first setting to “0”. Set this bit to “0” by only writing “0”.

#### •FMR02 Bit

The combined setting of the FMR02 bit and the FMR16 bit enable to program and erase in the user ROM area. See Table 21.5.2.1 for setting details. Set this bit to “1”, it is necessary to set to “1” after first setting to “0”. To set this bit to “0” by only writing “0”. This bit is enabled only when the FMR01 bit is “1” (CPU rewrite mode enable).

#### •FMSTP Bit

This bit resets the flash memory control circuits and minimizes power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to “1”. Set the FMSTP bit by a program in a space other than the flash memory.

Set the FMSTP bit to “1” if one of the following occurs:

- A flash memory access error occurs during erasing or programming located in an area outside the flash memory.
- Low-power consumption mode or on-chip oscillator low-power consumption mode is entered. Figure 21.5.1.3 shows a flow chart illustrating how to start and stop the flash memory before and after entering low power mode. Follow the procedure on this flow chart.

#### •FMR06 Bit

This is a read-only bit indicating an auto-program operation status. This bit is set to “1” when a program error occurs; otherwise, it is set to “0”. For details, refer to the description of the full status check.

#### •FMR07 Bit

This is a read-only bit indicating an auto-erase operation status. The bit is set to “1” when an erase error occurs; otherwise, it is set to “0”. For details, refer to the description of the full status check.

Figure 21.5.1.1 shows a EW0 mode set/reset flowchart, figure 21.5.1.2 shows a EW1 mode set/reset flowchart.

### 21.5.2 Flash memory control register 1 (FMR1):

#### •FMR11 Bit

EW1 mode is entered by setting the FMR11 bit to “1” (EW1 mode). This bit is enabled only when the FMR01 bit is “1”.

#### •FMR16 Bit

The combined setting of the FMR02 bit and the FMR16 bit enables to program and erase in the user ROM area. To set this bit to “1”, it is necessary to set to “1” after first setting to “0”. Set this bit to “0” by only writing “0”. This bit is enabled only when the FMR01 bit is “1”.

#### •FMR17 Bit

If FMR17 bit is “1” (with wait state), regardless of the content of the PM17 bit, 1 wait is inserted at the access to block A and block B. Regardless of the content of the FMR17 bit, access to other block and the internal RAM is determined by PM17 bit.

Set this bit to “1” (with wait state) when rewriting more than 100 times (Option).

**Table 21.5.2.1. Protection using FMR16 and FMR02**

FMR16	FMR02	Block A, Block B	Block 0, Block 1	other user block
0	0	write enabled	write disabled	write disabled
0	1	write enabled	write disabled	write disabled
1	0	write enabled	write disabled	write enabled
1	1	write enabled	write enabled	write enabled

### 21.5.3 Flash memory control register 4 (FMR4):

#### •FMR40 Bit

The erase-suspend function is enabled by setting the FMR40 bit is set to “1” (enabled).

#### •FMR41 Bit

When setting the FMR41 bit to “1” in a program during auto-erasing in EW0 mode the flash module enters erase suspend mode. In EW1 mode, the FMR41 bit is automatically set to “1” (suspend request) when an interrupt request of an enabled interrupt is generated, the FMR41 bit is automatically set to “1” (suspend request) and when an auto-erasing operation is restarted, set the FMR41 bit to “0” (erase restart).

#### •FMR46 Bit

The FMR46 bit is set to “0” during auto-erasing execution and set to “1” during erase-suspend mode. Do not access to flash memory while this bit is “0”.




Figure 21.5.1. Flash memory control register 0, 1







Figure 21.5.2. Flash memory control register 4



**Figure 21.5.1.1. Setting and Resetting of EW0 Mode**



**Figure 21.5.1.2. Setting and Resetting of EW1 Mode**



**Figure 21.5.1.3. Processing Before and After Low Power Dissipation Mode**

## 21.6 Precautions in CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

### 21.6.1 Operation Speed

When CPU clock source is the main clock, before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or below for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, when selecting f<sub>3</sub>(ROC) of a on-chip oscillator as a CPU clock source, before entering CPU rewrite mode (EW0 or EW1 mode), the ROCR3 to ROCR2 bits in the ROCR register set the CPU clock division rate to “divide-by-4” or “divide-by-8”.

On both cases, set the PM17 bit in the PM1 register to “1” (with wait state).

### 21.6.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in the flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

### 21.6.3 Interrupts

#### EW0 Mode

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The  $\overline{\text{NMI}}$  and watchdog timer interrupts can be used since the FMR0 and FMR1 registers are forcibly reset when either interrupt is generated. However, the jump addresses for each interrupt service routines to the fixed vector table are set and interrupt programs are required. Flash memory rewrite operation is halted when the NMI or watchdog timer interrupt is generated. Set the FMR01 bit to “1” and execute the rewrite and erase program again after exiting the interrupt routine.
- The address match interrupt can not be used since the CPU tries to read data in the flash memory.

#### EW1 Mode

- Do not acknowledge any interrupts with vectors in the relocatable vector table or the address match interrupt during the auto-program or erase-suspend function.

### 21.6.4 How to Access

To set the FMR01, FMR02, or FMR11 bit to “1”, write “1” after first setting the bit to “0”. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to “0” and the instruction to set it to “1”. When the  $\overline{\text{NMI}}$  function is selected, set these bits while an “H” signal is applied to the P85/ $\overline{\text{NMI}}/\overline{\text{SD}}$  pin.

### 21.6.5 Writing in the User ROM Space

#### 21.6.5.1 EW0 Mode

- If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory can not be rewritten, because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area in standard serial I/O mode or parallel I/O mode.

#### 21.6.5.2 EW1 Mode

- Do not rewrite the block where the rewrite control program is stored.



### 21.6.6 DMA Transfer

In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to "0". (the auto-programming or auto-erasing duration ).

### 21.6.7 Writing Command and Data

Write the command code and data to even addresses in the user ROM area.

### 21.6.8 Wait Mode

When entering wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

### 21.6.9 Stop Mode

When entering stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable the DMA transfer before setting the CM10 bit to "1" (stop mode).
- Execute the instruction to set the CM10 bit to "1" (stop mode) and the JMP.B instruction.

Program example BSET 0, CM1 ; Stop mode

JMP.B L1

L1:

Program after exiting stop mode

### 21.6.10 Low Power Consumption Mode and On-chip Oscillator-Low Power Consumption Mode

If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands.

- Program
- Block erase

## 21.7 Software Commands

Read or write 16-bit commands and data from or to even addresses in the user ROM area. When writing a command code, 8 high-order bits (D15–D8) are ignored.

**Table 21.7.1. Software Commands**

Command	First bus cycle			Second bus cycle		
	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)
Read array	Write	X	xxFF <sub>16</sub>			
Read status register	Write	X	xx70 <sub>16</sub>	Read	X	SRD
Clear status register	Write	X	xx50 <sub>16</sub>			
Program	Write	WA	xx40 <sub>16</sub>	Write	WA	WD
Block erase	Write	X	xx20 <sub>16</sub>	Write	BA	xxD0 <sub>16</sub>

SRD: Status register data (D7 to D0)

WA : Write address (However,even address)

WD : Write data (16 bits)

BA : Highest-order block address (However,even address)

X : Any even address in the user ROM area

xx : 8 high-order bits of command code (ignored)

### 21.7.1 Read Array Command (FF<sub>16</sub>)

This command reads the flash memory.

By writing command code 'xxFF<sub>16</sub>' in the first bus cycle, read array mode is entered. Content of a specified address can be read in 16-bit unit after the next bus cycle. The microcomputer remains in read array mode until an another command is written. Therefore, contents of multiple addresses can be read consecutively.

### 21.7.2 Read Status Register Command (70<sub>16</sub>)

This command reads the status register.

By writing command code 'xx70<sub>16</sub>' in the first bus cycle, the status register can be read in the second bus cycle (Refer to "Status Register"). Read an even address in the user ROM area. Do not execute this command in EW1 mode.

### 21.7.3 Clear Status Register Command (5016)

This command clears the status register to “0”.

By writing ‘xx5016’ in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 bits in the status register are set to “0”.

### 21.7.4 Program Command (4016)

The program command writes 2-byte data to the flash memory. By writing ‘xx4016’ in the first bus cycle and data to the write address specified in the second bus cycle, the auto-programming/erasing (data programming and verify) start. Set the address value specified in the first bus cycle to same and even address as the write address specified in the second bus cycle. The FMR00 bit in the FMR0 register indicates whether an auto-programming operation has been completed. The FMR00 bit is set to “0” during the auto-programming and “1” when the auto-programming operation is completed. After the auto-programming operation is completed, the FMR06 bit in the FMR0 register indicates whether or not the auto-programming operation has been completed as expected. (Refer to “Full Status Check”). Also, each block disables writing (Refer to “Table 21.5.2.1”). Do not write additions to the address which is already programmed. When commands other than a program command are executed immediately after a program command, set the same address as the write address specified in the second bus cycle of the program command, to the specified address value in the first bus cycle of the following command. In EW1 mode, do not execute this command on the blocks where the rewrite control program is allocated. In EW0 mode, the microcomputer enters read status register mode as soon as the auto-programming operation starts and the status register can be read. The SR7 bit in the status register is set to “0” as soon as the auto-programming operation starts. This bit is set to “1” when the auto-programming operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of the auto-programming operation, the status register indicates whether or not the auto-programming operation has been completed as expected.





Figure 21.7.4.1. Flow Chart of Program Command

### 21.7.5 Block Erase

By writing 'xx2016' in the first bus cycle and 'xxD016' in the second bus cycle to the highest-order (even address of a block) and the auto-programming/erasing (erase and erase verify) start. The FMR00 bit in the FMR0 register indicates whether the auto-programming operation has been completed. The FMR00 bit is set to "0" during the auto-erasing operation and "1" when the auto-erasing operation is completed. When using the erase-suspend function in EW0 mode, the FMR46 bit in the FMR4 register indicates whether a flash memory has entered erase-suspend mode. The FMR46 bit is set to "0" during auto-erasing operation and "1" when the auto-erasing operation is completed (entering erase-suspend). After the completion of an auto-erasing operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erasing-operation has been completed as expected. (Refer to "Full Status Check"). Also, each block disables erasing. (Refer to "Table 21.5.2.1"). Figure 21.7.5.1 shows a flow chart of the block erase command programming when not using the erase-suspend function. Figure 21.7.5.2 shows a flow chart of the block erase command programming when using an erase-suspend function. In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In EW0 mode, the microcomputer enters read status register mode as soon as the auto-erasing operation starts and the status register can be read. The SR7 bit in the status register is set to "0" as soon as the auto-erasing operation starts. This bit is set to "1" when the auto-erasing operation is completed. The microcomputer remains in read status register mode until the read array command is written.



**Figure 21.7.5.1. Flow Chart of Block Erase Command (when not using erase suspend function)**




Figure 21.7.5.2. Block Erase Command (at use erase suspend)

## 21.8 Status Register

The status register indicates the operating status of the flash memory and whether an erasing or a programming operates normally and an error ends. The FMR00, FMR06, and FMR07 bits in the FMR0 register indicate the status of the status register.

Table 21.8.1 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the read status register command
- (2) When a given even address in the user ROM area is read after executing the program or block erase command but before executing the read array command.

### 21.8.1 Sequence Status (SR7 and FMR00 Bits )

The sequence status indicates the operating status of the flash memory. This bit is set to "0" (busy) during an auto-programming and auto-erasing and "1" (ready) as soon as these operations are completed. This bit indicates "0" (busy) in erase-suspend mode.

### 21.8.2 Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check."

### 21.8.3 Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check."

**Table 21.8.1. Status Register**

Bits in the SRD register	Bits in the FMR0 register	Status name	Contents		Value after reset
			"0"	"1"	
SR7 (D7)	FMR00	Sequence status	Busy	Ready	1
SR6 (D6)	—	Reserved	-	-	—
SR5 (D5)	FMR07	Erase status	Completed normally	Terminated by error	0
SR4 (D4)	FMR06	Program status	Completed normally	Terminated by error	0
SR3 (D3)	—	Reserved	-	-	—
SR2 (D2)	—	Reserved	-	-	—
SR1 (D1)	—	Reserved	-	-	—
SR0 (D0)	—	Reserved	-	-	—

- D7 to D0: Indicates the data bus which is read out when executing the read status register command.
- The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the clear status register command.
- When the FMR07 bit (SR5) or FMR06 bit (SR4) is 1, the program, and block erase command are not acknowledged.

### 21.8.4 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to “1”, indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 21.8.4.1 shows errors and the status of FMR0 register. Figure 21.8.4.1 shows a flow chart of the full status check and handling procedure for each error.

**Table 21.8.4.1. Errors and FMR0 Register Status**

FMR00 register (SRD register) status		Error	Error occurrence condition
FMR07 (SR5)	FMR06 (SR4)		
1	1	Command sequence error	<ul style="list-style-type: none"> <li>• When any commands are not written correctly</li> <li>• A value other than 'xxD016' or 'xxFF16' is written in the second bus cycle of the block erase command (Note 1)</li> <li>• When the block erase command is executed on protected blocks</li> <li>• When the program command is executed on protected blocks</li> </ul>
1	0	Erase error	<ul style="list-style-type: none"> <li>• When the block erase command is executed on unprotected blocks but the blocks are not automatically erased correctly</li> </ul>
0	1	Program error	<ul style="list-style-type: none"> <li>• When the program command is executed on unprotected blocks but the blocks are not automatically programmed correctly.</li> </ul>

Note 1: The flash memory enters read array mode by writing command code 'xxFF16' in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.




Figure 21.8.4.1. Full Status Check and Handling Procedure for Each Error



## 21.9 Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer which is applicable for the M16C/29 group. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use the serial programmer, refer to the user's manual included with your serial programmer.

Table 21.9.1 shows pin functions (flash memory standard serial input/output mode). Figures 21.9.1 and 21.9.2 show pin connections for standard serial input/output mode.

### 21.9.1 ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to "21.3 Functions To Prevent Flash Memory from Rewriting".)

**Table 21.9.1. Pin Functions (Flash Memory Standard Serial I/O Mode)**

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	I	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While $\overline{\text{RESET}}$ pin is "L" level, wait for td(ROC).
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
XOUT	Clock output	O	
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for AD conversion.
P00 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P15, P17	Input port P1	I	Input "H" or "L" level signal or open.
P16	Input port P1	I	Connect this pin to Vcc while $\overline{\text{RESET}}$ pin is "L". (Note 2)
P20 to P27	Input port P2	I	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	I	Input "H" or "L" level signal or open.
P60 to P63	Input port P6	I	Input "H" or "L" level signal or open.
P64	BUSY output	O	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitor signal output pin for boot program operation check
P65	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P66	RxD input	I	Serial data input pin
P67	TxD output	O	Serial data output pin (Note 1)
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.
P80 to P84, P87	Input port P8	I	Input "H" or "L" level signal or open.
P85	$\overline{\text{RP}}$ input	I	Connect this pin to Vss while $\overline{\text{RESET}}$ pin is "L". (Note 2)
P86	$\overline{\text{CE}}$ input	I	Connect this pin to Vcc while $\overline{\text{RESET}}$ pin is "L". (Note 2)
P90 to P91, P95 to P97	Input port P9	I	Input "H" or "L" level signal or open.
P92	CRX input	I	Input "H" or "L" level signal or connect to a CAN transceiver.
P93	CTX output	O	Input "H" level signal, open or connect to a CAN transceiver.
P100 to P107	Input port P10	I	Input "H" or "L" level signal or open.

Note 1: When using standard serial input/output mode 1, to input "H" to the TxD pin is necessary while the RESET pin is "L". Therefore, connect this pin to Vcc via a resistor. Adjust the pull-up resistor value on a system not to affect a data transfer after reset, because this pin changes to a data-output pin

Note 2: Set following either or both while the RESET pin is held "L".

- Connect the  $\overline{\text{CE}}$  pin to Vcc.
- Connect the  $\overline{\text{RP}}$  pin to Vss and the P16 pin to Vcc.




Figure 21.9.1. Pin Connections for Serial I/O Mode (1)




Figure 21.9.2. Pin Connections for Serial I/O Mode (2)

### 21.9.2 Example of Circuit Application in Standard Serial I/O Mode

Figure 21.9.2.1 shows an example of a circuit application in standard serial I/O mode 1 and Figure 21.9.2.2 shows an example of a circuit application in standard serial I/O mode 2. Refer to the user's manual for a serial writer to handle pins controlled by the serial writer.





Figure 21.9.2.1. Circuit Application in Standard Serial I/O Mode 1



**Figure 21.9.2.2. Circuit Application in Standard Serial I/o Mode 2**

## 21.10 Parallel I/O Mode

In parallel input/output mode, the user ROM can be rewritten using a parallel programmer which is applicable for the M16C/29 group. For more information about the parallel programmer, contact your parallel programmer manufacturer. For details on how to use the parallel programmer, refer to the user's manual of the parallel programmer.

### 21.10.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read or rewritten. (Refer to the description of the functions to inhibit rewriting flash memory version.)

## 21.11 CAN I/O Mode

In CAN I/O mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a CAN programmer which is applicable for the M16C/29 group. For more information about CAN programmers, contact the manufacturer of your CAN programmer. For details on how to use, refer to the user's manual included with your CAN programmer.

Table 21.11.1 lists pin functions for CAN I/O mode. Figures 21.11.1 and 21.11.2 show pin connections for CAN I/O mode.

### 21.11.1 ID code check function

This function determines whether the ID codes sent from the CAN programmer and those written in the flash memory match. (Refer to "21.3 Functions To Prevent Flash Memory from Rewriting".)

**Table 21.11.1 Pin Functions for CAN I/O Mode**

Pin	Name	I/O	Description
Vcc, Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	I	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, wait for td(ROC).
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
XOUT	Clock output	O	
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P15, P17	Input port P1	I	Input "H" or "L" level signal or open.
P16	Input port P1	I	Connect this pin to Vcc while RESET is low. (Note 1)
P20 to P27	Input port P2	I	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	I	Input "H" or "L" level signal or open.
P60 to P64, P66	Input port P6	I	Input "H" or "L" level signal or open.
P65	SCLK input	I	Input "L" level signal.
P67	TxD output	O	Input "H" level signal.
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.
P80 to P84, P87	Input port P8	I	Input "H" or "L" level signal or open.
P85	RP input	I	Connect this pin to Vss while RESET is low. (Note 1)
P86	CE input	I	Connect this pin to Vcc while RESET is low. (Note 1)
P90 to P91, P95 to P97	Input port P9	I	Input "H" or "L" level signal or open.
P92	CRX input	I	Connect this pin to a CAN transceiver.
P93	CTX output	O	Connect this pin to a CAN transceiver.
P100 to P107	Input port P10	I	Input "H" or "L" level signal or open.

Note 1: Set following either or both.

- Connect the CE pin to Vcc.
- Connect the RP pin to Vss and the P16 pin to Vcc.






Figure 21.11.1 Pin Connections for CAN I/O Mode (1)




Figure 21.11.2 Pin Connections for CAN I/O Mode (2)

### 21.11.2 Example of Circuit Application in CAN I/O Mode

Figure 21.11.3 shows example of circuit application in CAN I/O mode. Refer to the user's manual for CAN programmer to handle pins controlled by a CAN programmer.








Figure 21.11.3 Circuit Application in CAN I/O Mode

# 22. Package

## 64P6Q-A Recommended

### Plastic 64pin 10X10mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP64-P-1010-0.5	-		Cu Alloy








Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	9.9	10.0	10.1
E	9.9	10.0	10.1
e	-	0.5	-
Hd	11.8	12.0	12.2
HE	11.8	12.0	12.2
L	0.3	0.5	0.7
L1	-	1.0	-
Lp	0.45	0.6	0.75
A3	-	0.25	-
x	-	-	0.08
y	-	-	0.1
theta	0°	-	10°
b2	-	0.225	-
l2	1.0	-	-
Md	-	10.4	-
ME	-	10.4	-

## 80P6Q-A Recommended

### Plastic 80pin 12X12mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP80-P-1212-0.5	-	0.47	Cu Alloy



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	11.9	12.0	12.1
E	11.9	12.0	12.1
e	-	0.5	-
Hd	13.8	14.0	14.2
HE	13.8	14.0	14.2
L	0.3	0.5	0.7
L1	-	1.0	-
Lp	0.45	0.6	0.75
A3	-	0.25	-
x	-	-	0.08
y	-	-	0.1
theta	0°	-	10°
b2	-	0.225	-
l2	0.9	-	-
Md	-	12.4	-
ME	-	12.4	-

## Register Index

### A

AD0 to AD7 218  
 ADCON0 to ADCON2 216  
 ADIC 67  
 ADSTAT0 218  
 ADTRGCON 217  
 AIER 79

### B

BCNIC 67  
 BTIC 67

### C

C01ERRIC 67  
 C01WKIC 67  
 C0AFS 292  
 C0CONR 290  
 C0CTLR 286  
 C0GMR 284  
 C0ICR 289  
 C0IDR 289  
 C0LMAR 284  
 C0LMBR 284  
 C0MCTL0 to C0MCTL15 285  
 C0RECIC 67  
 C0RECR 291  
 C0STR 287  
 C0SSTR 288  
 C0TECR 291  
 C0TRMIC 67  
 C0TSR 292  
 CCLKR 44  
 CM0 40  
 CM1 41  
 CM2 42  
 CPSRF 97,110  
 CRCD 307  
 CRCIN 307  
 CRCMR 307  
 CRCSAR 307

### D

D4INT 32  
 DAR0, DAR1 87  
 DM0CON, DM1CON 86

DM0IC, DM1IC 67  
 DM0SL 85  
 DM1SL 86  
 DTT 121

### F

FMR0 376  
 FMR1 376  
 FMR4 377

### G

G1BCR0 134  
 G1BCR1 136  
 G1BT 134  
 G1BTRR 137  
 G1DV 135  
 G1FE 141  
 G1FS 141  
 G1IE0, G1IE1 143  
 G1IR 142  
 G1PO0 to G1PO7 140  
 G1POCR0 to G1POCR7 139  
 G1TM0 to G1TM7 139  
 G1TMCR0 to G1TMCR7 138  
 G1TPR6, G1TPR7 138

### I

ICOC0IC, ICOC1IC 67  
 ICTB2 121  
 IDB0, IDB1 121  
 IFSR 68, 76  
 IFSR2A 68  
 IICIC 67  
 INT0IC to INT5IC 67  
 INVC0 119  
 INVC1 120

### K

KUPIC 67

### N

NDDR 320

### O

ONSF 97

**P**

P0 to P3, P6 to P10 317  
 P17DDR 320  
 PACR 319  
 PCLKR 43  
 PCR 319  
 PD0 to PD3, PD6 to PD10 316  
 PDRF 129  
 PFCR 131  
 PLC0 44  
 PM0 37  
 PM1 37  
 PM2 43  
 PRCR 60  
 PUR0 to PUR2 318

**R**

RMAD0, RMAD1 79  
 ROCR 41

**S**

S00 250  
 S0D0 249  
 S0TIC to S2TIC 67  
 S0RIC to S2RIC 67  
 S10 252  
 S1D0 251  
 S20 250  
 S2D0 255  
 S3BRG, S4BRG 210  
 S3C, S4C 210  
 S3D0 253  
 S3IC, S4IC 67  
 S3TRR, S4TRR 210  
 S4D0 254  
 SAR0, SAR1 87  
 SCLDAIC 67

**T**

TA0 96  
 TA0IC to TA4IC 67  
 TA0MR 95  
 TA1 96,122  
 TA11 122  
 TA1MR 95, 125

TA2 96,122  
 TA21 122  
 TA2MR 95, 125  
 TA3 96  
 TA3MR 95  
 TA4 96,122  
 TA41 122  
 TA4MR 95, 125  
 TABSR 96,110,124  
 TB0 110  
 TB0IC to TB2IC 67  
 TB0MR 109  
 TB1 110  
 TB1MR 109  
 TB2 110,124  
 TB2MR 109,125  
 TB2SC 116,123  
 TCR0, TCR1 87  
 TPRC 131  
 TRGSR 97,124

**U**

U0BRG to U2BRG 167  
 U0C0 to U2C0 169  
 U0C1 to U2C1 170  
 U0MR to U2MR 168  
 U0RB to U2RB 167  
 U0TB to U2TB 167  
 U2SMR 171  
 U2SMR2 171  
 U2SMR3, U2SMR4 172  
 UCON 169  
 UDF 96

**V**

VCR1, VCR2 32

**W**

WDC 81  
 WDTS 81

REVISION HISTORY

M16C/29 Hardware Manual

Rev.	Date	Description	
		Page	Summary
0.70	Mar/ 29/Y04	1	“1. Overview” and “1.1. Application” are partly revised.
		2, 3	Table 1.2.1 and 1.2.2 are partly revised.
		8, 9	Figure 1.5.1 and 1.5.2 are partly revised.
		10	Table 1.6.1 is revised.
		22	Figure 4.8 is partly revised.
		28	Section “5.5 Voltage Detection Circuit” and Figure 5.5.2 are partly revised.
		30	Figure 5.5.3 is partly revised.
		31	Figure 5.5.4 is partly revised.
		32	Section “5.5.1 Voltage Detection Interrupt” and “5.5.1.1.1 Limitations of Stop Mode” are partly revised.
		36	Figure 7.1 is partly revised.
		37	Figure 7.2 is partly revised.
		38	Figure 7.3 is partly revised.
		39	Figure 7.5 is partly revised.
		40	Figure 7.6 is partly revised.
		41	“CCLKR register” of Figure 7.7 is partly revised.
		42	Section “7.1 Main clock” is partly revised.
		45	Figure 7.4.1 is partly revised.
		46	Section “7.5 CPU Clock and Peripheral Function Clock” and “7.5.2 Peripheral Function Clock” are partly revised.
		54	Section “7.7 System Clock Protective Function” and “7.8 Oscillation Stop and Re-oscillation Detect Function” are partly revised.
		57	Figure 8.1 is partly revised.
		64	Figure 9.3.1 is partly revised.
		65	IFSR2A register in Figure 9.3.2 is partly revised.
		66	Section “9.3.2 IR Bit” is partly revised.
67	Section “9.4 Interrupt Sequence” is partly revised.		
68	Section “9.4.1 Interrupt Response Time” and Figure 9.4.1.1 are partly revised.		
73	Section “9.6 INT Interrupt” is partly revised.		
74	Section “9.9 CAN0 Wake-up Interrupt” is partly revised.		
94	“Divide ratio” of Table 12.1.1.1 is partly revised.		
102	“8-bit PWM” of Table 12.1.4.1 is partly revised.		
106	“Timer Bi register” in Figure 12.2.3 is partly revised.		
111	Section “12.2.4 A-D Trigger mode” and Table 12.2.4.1 are partly revised.		
112	Figure 12.2.4.2 is partly revised.		
115	Figure 12.3.2 is partly revised.		
117	“Timer B2 interrupt occurrences frequency set counter” in Figure 12.3.4 is partly revised.		
119	Figure 12.3.6 is partly revised.		

REVISION HISTORY

M16C/29 Hardware Manual

Rev.	Date	Description	
		Page	Summary
		122	“Figure 12.3.9 PFCR register and TPRC register” is deleted.
		125	Figure 12.3.1.2.1 and the section 12.3.1.2.4 are partly revised.
		126	Section “Three-phase/Port Output Switch Function” and “Figure 12.3.2.1 PFCR register and TPRC register” are added.
		166	“UART 2 special mode register 2” in Figure 14.1.8 is partly revised.
		167	“UART 2 special mode register 3” in Figure 14.1.9 is partly revised.
		210	Note 1 in Table 15.1.1.1 is deleted.
		213	Figure 15.4 is partly revised.
		214	Figure 15.5 is partly revised.
		219	Section “15.1.3 Single Sweep mode” is partly revised.
		221	Section “15.1.4 Repeat Sweep mode 0” is partly revised.
		223	Section “15.1.5 Repeat Sweep mode 1” is partly revised.
		225	Section “15.1.6 Simultaneous Sample Sweep Mode”, Table 15.1.6.1, and Figure 15.1.6.1 are partly revised.
		228	Section “15.1.7 Delayed Trigger Mode 0” and Table 15.1.7.1 are partly revised.
		229	Figure 15.1.7.1 is partly revised.
		230, 231	Figure 15.1.7.2 and 15.1.7.3 are partly revised.
		232	Figure 15.1.7.3 is deleted.
		235	Section “15.1.8 Delayed Trigger Mode 1” and Table 15.1.8.1 are partly revised.
		241	Figure 15.5.1 is partly revised.
		276 to 300	Chapter “17. CAN Module” is revised.
		301	Chapter “18. CRC Calculation Circuit” is partly revised.
		303	Figure 18.3 is partly revised.
		304	Chapter “19. Programmable I/O ports” is partly revised.
		305	Section “19.5 Pin Assignment Control Register” is partly revised.
		313	“Pull-up control register” in Figure 19.3.1 is partly revised.
		320	Table 20.4 and 20.5 and Note 6 and 10 are partly revised.
		321	Note 3 in Table 20.6 is added.
		342	Table 20.43 and 20.44 and Note 10 are partly revised.
		343	Note 3 in Table 20.45 is added.
		360 to 372	Section “20.3 V version” is deleted.
		373	Table 21.1 is partly revised.
		282	Section “•FMR01 Bit”, “•FMR02 Bit” and “•FMSTP Bit” are partly revised.
		383	Section “•FMR16 Bit”, “• FMR17 Bit” and “FMR41 Bit” are partly revised.
		384	Figure 21.5.1 is revised.
		387	Figure 21.5.1.3 is partly revised.
		392	Section “21.4.2 EW1 Mode” is partly revised.
			Section “21.6.4 How to Access” is partly revised.
			Section “21.7.5. Block Erase” is partly revised.



REVISION HISTORY

M16C/29 Hardware Manual

Rev.	Date	Description	
		Page	Summary
		399	Figure 21.9.1 is partly revised.
		400	Figure 21.9.2 is partly revised.
		403	Section "21.10.1 ROM Code Protect Function" is partly revised.
		404	Section "21.11.1 ROM Code Protect Function" is partly revised.
			Table 21.11.1 is revised.
		405	Figure 21.11.1 is revised.
		406	Figure 21.11.2 is revised.
		407	Figure 21.11.3 is revised.
0.71	April/15/Y04	B-1 to B-3	"Quick Reference to Page Classified by Address" are revised.
		B-4, B-5	"Quick Reference to Page Classified by Address" are partly revised.
		2,3	Table 1.2.1 and Table 1.2.2 is partly revised.
		6,7	Table 1.4.1 to 1.4.3 is partly revised.
		14	Not e2 in Figure 3.1 is added.
		15 to 20	Figure 4.1 to Figure 4.6 are revised.
		21, 22, 25	Figure 4.7, Figure 4.8 and Figure 4.11 are partly revised.
		29	Section "5.5 Voltage Detection Circuit" is partly revised.
		33	Figure 5.5.1.1.2.1 is partly revised.
		34	Figure 6.2 is partly revised.
		40	The PM2 register in Figure 7.6 is partly revised.
		64	Figure 9.3.1 is partly revised.
		65	The IFSR2A register in Figure 9.3.2 is partly revised.
		112	Figure 12.2.4.2 is partly revised.
		119	Figure 12.3.6 is partly revised.
		126	Section "12.3.2 Three-phase/Port Output Switch Function" is revised. Figure "12.3.2.1. Usage Example of Three-phse/Port output switch function" is added.
		130	Figure 13.2 is partly revised.
		134	Figure 13.6 is partly revised.
		137	Figure 13.10 is partly revised.
		162	"UARTi receive buffer register" in Figure 14.1.4 is partly revised.
		170	Table 14.1.1.2 is partly revised.
		177	Table 14.1.2.2 is partly revised.
		184	Figure 14.1.3.1 is partly revised.
		214	Figure 15.5 is partly revised.
		230, 231	Figure 15.1.7.2 and Figure 15.1.7.3 are partly revised.
		233	Figure 15.1.7.5 is partly revised.
		235	Section "15.1.8 Delayed Trigger Mode 1" is partly revised.
		236, 237	Figure 15.1.8.2 and Figure 15.1.8.3 are partly revised.
		240	Section "15.3 Sample and Hold" and Figure 15.5.1 are partly revised.
		244	Figure 16.2 is partly revised.
		321	Table 20.4 and Table 20.5 are partly revised.
		342	Table 20.43 and Table 20.44 are partly revised.

REVISION HISTORY

M16C/29 Hardware Manual

Rev.	Date	Description	
		Page	Summary
		360	Table 21.1 is partly revised.
		368	Section "21.4.2 EW1 Mode" is partly revised.
0.80	Sep/03/Y04	2,3	Table 1.2.1 and Table 1.2.2 are partly revised.
		6,7	Table 1.4.1 to Table 1.4.3 are partly revised.
		7	Figure 1.4.1 is partly revised.
		8,9	Figure 1.5.1 and Figure 1.5.2 are partly revised.
		21	Figure 4.7 is partly revised.
		24	Figure 4.10 is partly revised.
		26	Section "5.1.2 Hardware Reset 2" is partly revised.
		29 to 34	Section "5.5 Voltage Detection Circuit" is revised.
		80	Section "10.2 Cold start / Warm start" is added.
		322	Table 20.2 is partly revised.
		323	Table 20.3 is partly revised.
		325	Table 20.6 and Table 20.7 are partly revised.
		327	Table 20.9 is partly revised.
		331	Title of Table 20.23 is partly revised.
		335	Table 20.25 is partly revised.
		339	Title of Table 20.39 is partly revised.
		343	Table 20.41 is partly revised.
		344	Table 20.42 is partly revised.
		346	"Low Voltage Detection Circuit Electrical Characteristics" is deleted. Table 20.45 is partly revised.
		348	Table 20.47 is partly revised.
		352	Title of Table 20.61 is partly revised.
		356	Table 20.63 is partly revised.
		360	Title of Table 20.77 is partly revised.
		398	64P6Q-A package is revised.
1.00	Nov/01/Y04	All pages	Words standardized (on-chip oscillator, A/D)
		2, 3	Table 1.2.1 and Table 1.2.2 are partly revised.
		8, 9	Table 1.4.4 to 1.4.6 and figure 1.4.2 to 1.4.6 are added.
		28	"5.1.2 Hardware Reset 2" is partly revised.
		29	"5.4 Oscillation Stop Detection Reset" is partly revised.
		38	Table 7.1 is partly revised.
		41	Note 6 in Figure 7.3 is partly revised. b7 to b4 bit in Figure 7.4 is revised.
		42	Figure 7.5 is partly revised.
		43	"PCLKR register" in Figure 7.6 is partly revised.
		50	"7.6.1 Normal Operation Mode" is partly revised.
		51	Note 1 in Table 7.6.1.1 is partly revised.
		57	"7.8 Oscillation Stop and Re-oscillation Detect Function" is partly revised.

REVISION HISTORY

M16C/29 Hardware Manual

Rev.	Date	Description	
		Page	Summary
		66	“9.3 Interrupt Control” is partly revised.
		76	“9.6 $\overline{\text{INT}}$ Interrupt” and “9.7 $\overline{\text{NMI}}$ Interrupt” are partly revised.
		77	“9.8 Key Input Interrupt” and “9.9 CAN0 Wake-up Interrupt” are partly revised.
		80	“10. Watchdog Timer” is partly revised.
		80, 81	“10.1 Count source protective mode” is partly revised.
		81	Note 2 in Figure 10.2 is revised.
		118	Figure 12.3.1 is partly revised.
		121	“Three-phase output buffer register” in Figure 12.3.4 is partly revised.
		133 to 138	Figure 13.1 to 13.6 are partly revised.
		141	“Function enable register” in Figure 13.9 is partly revised.
		150	Table 13.4.1 is partly revised.
		161	“13.6 I/O Port Function Select” is partly revised.
		198	Figure 14.1.4.1 is partly revised.
		209	Figure 14.2.1 is partly revised.
		210	Figure 14.2.2 is partly revised.
		214	“Integral Nonlinearity Error” in Table 15.1 is partly revised.
		253,254	Figure 16.6 and Figure 16.7 are partly revised.
		261	“16.5.4 Bit 3: Arbitration lost detection flag” is partly revised.
		266	“16.6.5 I2C system clock select bits” and Table 16.6 are partly revised.
		275	“9)” in “16.13.2 Example of Slave Receive” is revised.
		296	“17.3 Configuration of the CAN Module System Clock” is partly revised.
		306	“18.1 CRC snoop” is partly revised.
		337	Table 20.25 is partly revised.
		368	“21.1 Flash Memory Performance” is partly revised.
		367,368	“21.2 Memory Map” is partly revised.
		372	“21.4 CPU Rewrite Mode” is partly revised.
		373	“21.4.1 EW0 Mode” and “21.4.2 EW1 Mode” are partly revised.
		374	“FMR01 Bit” is partly revised.
		375	“FMR17 Bit” is partly revised.
		383	“21.7.4 Program Command (40 <sub>16</sub> )” is partly revised.
		390	Table 21.9.1 and Note 2 are partly revised.
		391,392	Figure 21.9.1 and Figure 21.9.2 are partly revised.
		393,394	Figure 21.9.2.1 and Figure 21.9.2.2 are partly revised.
		396	Table 21.11.1 and Note 1 are partly revised.
		397,398	Figure 21.11.1 and Figure 21.11.2 are partly revised.
		399	Figure 21.11.3 is partly revised.

---


**M16C/29 Group Hardware Manual**

**Publication Data : Rev.0.70 Mar 29, 2004**

**Rev.1.00 Nov 01, 2004**

**Published by : Sales Strategic Planning Div.  
Renesas Technology Corp.**

# M16C/29 Group Hardware Manual



Renesas Technology Corp.  
2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan

16

# M16C/29 Group

Usage Notes Reference Book

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER  
M16C FAMILY / M16C/Tiny SERIES

For the most current **Usage Notes Reference Book**, please visit our website.

Before using this material, please visit our website to confirm that this is the most current document available.

### Keep safety first in your circuit designs!

- Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# Preface

The “Usage Notes Reference Book” is a compilation of usage notes from the Hardware Manual as well as technical news related to this product.



# Table of Contents

<b>1. Usage Precaution .....</b>	<b>1</b>
1.1 Precautions for SFR .....	1
1.1.1 Precaution for 80 pin version .....	1
1.1.2 Precaution for 64 pin version .....	1
1.2 Precautions for PLL Frequency Synthesizer .....	2
1.3 Precautions for Power Control .....	3
1.4 Precautions for Protect .....	4
1.5 Precautions for Interrupts .....	5
1.5.1 Reading address 00000 <sub>16</sub> .....	5
1.5.2 Setting the SP .....	5
1.5.3 The $\overline{\text{NMI}}$ Interrupt .....	5
1.5.4 Changing the Interrupt Generate Factor .....	6
1.5.5 $\overline{\text{INT}}$ Interrupt .....	6
1.5.6 Rewrite the Interrupt Control Register .....	7
1.5.7 Watchdog Timer Interrupt .....	8
1.6 Precautions for DMAC .....	9
1.6.1 Write to DMAE Bit in DMiCON Register .....	9
1.7 Precautions for Timers .....	10
1.7.1 Timer A .....	10
1.7.1.1 Timer A (Timer Mode) .....	10
1.7.1.2 Timer A (Event Counter Mode) .....	11
1.7.1.3 Timer A (One-shot Timer Mode) .....	12
1.7.1.4 Timer A (Pulse Width Modulation Mode) .....	13
1.7.2 Timer B .....	14
1.7.2.1 Timer B (Timer Mode) .....	14
1.7.2.2 Timer B (Event Counter Mode) .....	15
1.7.2.3 Timer B (Pulse Period/pulse Width Measurement Mode) .....	16
1.7.3 Timer S .....	17
1.7.3.1 Rewrite the G1IR register .....	17

1.8 Precautions for Serial I/O (Clock-synchronous Serial I/O) .....	18
1.8.1 Transmission/reception .....	18
1.8.2 Transmission .....	19
1.8.3 Reception .....	20
1.9 Precautions for Serial I/O (UART Mode) .....	21
1.9.1 Special Mode 2 .....	21
1.9.2 Special Mode 4 (SIM Mode) .....	21
1.10 Precautions for A/D Converter .....	22
1.11 Precautions for CAN Module .....	24
1.11.1 Reading C0STR Register .....	24
1.11.2 CAN Transceiver in Boot Mode .....	26
1.12 Precautions for Programmable I/O Ports .....	27
1.13 Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers .....	28
1.14 Precautions for Flash Memory Version .....	29
1.14.1 Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite .....	29
1.14.2 Precautions for Stop mode .....	29
1.14.3 Precautions for Wait mode .....	29
1.14.4 Precautions for Low power dissipation mode, on-chip oscillator low power dissipation mode .....	29
1.14.5 Writing command and data .....	29
1.14.6 Precautions for Program Command .....	29
1.14.7 Operation speed .....	30
1.14.8 Instructions inhibited against use .....	30
1.14.9 Interrupts .....	30
1.14.10 How to access .....	30
1.14.11 Writing in the user ROM area .....	31
1.14.12 DMA transfer .....	31
1.14.13 Regarding Programming/Erase Times and Execution Time .....	31

## 1. Usage Precaution

### 1.1 Precautions for SFR

#### 1.1.1 Precaution for 80 pin version

Set the IFSR20 bit in the IFSR2A register to "0" after reset and set the PACR2 to PACR0 bits in the PACR register to "0112".

#### 1.1.2 Precaution for 64 pin version

Set the IFSR20 bit in the IFSR2A register to "0" after reset and set the PACR2 to PACR0 bits in the PACR register to "0102".

## 1.2 Precautions for PLL Frequency Synthesizer

Make the supply voltage stable to use the PLL frequency synthesizer.

For ripple with the supply voltage 5V, keep below 10kHz as frequency, below 0.5V (peak to peak) as voltage fluctuation band and below 1V/mS as voltage fluctuation rate.

For ripple with the supply voltage 3V, keep below 10kHz as frequency, below 0.3V (peak to peak) as voltage fluctuation band and below 0.6V/mS as voltage fluctuation rate.

### 1.3 Precautions for Power Control

1. When exiting stop mode by hardware reset, the device will startup using the on-chip oscillator.
2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of CM1 register to "1". When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1" (all clocks stopped). The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
3. Wait until the  $t_{d(M-L)}$  elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock.  
Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.

#### 4. Suggestions to reduce power consumption

##### (a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

##### (b) A/D converter

When A/D conversion is not performed, set the VCUT bit of ADCON1 register to "0" (no VREF connection). When A/D conversion is performed, start the A/D conversion at least 1  $\mu$ s or longer after setting the VCUT bit to "1" (VREF connection).

##### (c) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode.

However, because the peripheral function clock (fc32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

##### (d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

#### **1.4 Precautions for Protect**

Set the PRC2 bit to “1” (write enabled) and then write to any address, and the PRC2 bit will be cleared to “0” (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to “1”. Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to “1” and the next instruction.

## 1.5 Precautions for Interrupts

### 1.5.1 Reading address 00000<sub>16</sub>

Do not read the address 00000<sub>16</sub> in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000<sub>16</sub> during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to “0”. If the address 00000<sub>16</sub> is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to “0”. This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

### 1.5.2 Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to ‘0000<sub>16</sub>’ after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

### 1.5.3 The $\overline{\text{NMI}}$ Interrupt

1. The  $\overline{\text{NMI}}$  interrupt is invalid after reset. The  $\overline{\text{NMI}}$  interrupt becomes effective by setting to “1” the PM24 bit of the PM2 register. Once enabled, it stays enabled until a reset is applied.
2. The input level of the  $\overline{\text{NMI}}$  pin can be read by accessing the P8 register’s P8\_5 bit. Note that the P8\_5 bit can only be read when determining the pin level in  $\overline{\text{NMI}}$  interrupt routine.
3. When selecting  $\overline{\text{NMI}}$  function, stop mode cannot be entered into while input on the  $\overline{\text{NMI}}$  pin is low. This is because while input on the  $\overline{\text{NMI}}$  pin is low the CM1 register’s CM10 bit is fixed to “0”.
4. When selecting  $\overline{\text{NMI}}$  function, do not go to wait mode while input on the  $\overline{\text{NMI}}$  pin is low. This is because when input on the  $\overline{\text{NMI}}$  pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
5. When selecting  $\overline{\text{NMI}}$  function, the low and high level durations of the input signal to the  $\overline{\text{NMI}}$  pin must each be 2 CPU clock cycles + 300 ns or more.

### 1.5.4 Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to “1” (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to “0” (interrupt not requested).

“Changing the interrupt generate factor” referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to “0” (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 1.5.1 shows the procedure for changing the interrupt generate factor.




Figure 1.5.1. Procedure for Changing the Interrupt Generate Factor

### 1.5.5 $\overline{\text{INT}}$ Interrupt

1. Either an “L” level of at least  $t_w(\text{INH})$  or an “H” level of at least  $t_w(\text{INL})$  width is necessary for the signal input to pins  $\text{INT}_0$  through  $\text{INT}_5$  regardless of the CPU operation clock.
2. If the POL bit in the  $\text{INT}_0\text{IC}$  to  $\text{INT}_5\text{IC}$  registers or the  $\text{IFSR}_7$  to  $\text{IFSR}_0$  bits in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.



### 1.5.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

#### Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

#### Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

- (3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewritten, owing to the effects of the internal bus and the instruction queue buffer.

#### Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

```
INT_SWITCH1:
  FCLR    I           ; Disable interrupts.
  AND.B   #00h, 0055h ; Set the TA0IC register to "0016".
  NOP
  NOP
  FSET    I           ; Enable interrupts.
```

#### Example 2: Using the dummy read to keep the FSET instruction waiting

```
INT_SWITCH2:
  FCLR    I           ; Disable interrupts.
  AND.B   #00h, 0055h ; Set the TA0IC register to "0016".
  MOV.W   MEM, R0     ; Dummy read.
  FSET    I           ; Enable interrupts.
```

#### Example 3: Using the POPC instruction to changing the I flag

```
INT_SWITCH3:
  PUSHC   FLG
  FCLR    I           ; Disable interrupts.
  AND.B   #00h, 0055h ; Set the TA0IC register to "0016".
  POPC    FLG        ; Enable interrupts.
```

### **1.5.7 Watchdog Timer Interrupt**

Initialize the watchdog timer after the watchdog timer interrupt occurs.

## 1.6 Precautions for DMAC

### 1.6.1 Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

#### Conditions

- The DMAE bit is set to “1” again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write “1” to the DMAE bit and DMAS bit in DMiCON register simultaneously<sup>(\*1)</sup>.

Step 2: Make sure that the DMAi is in an initial state<sup>(\*2)</sup> in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

#### Notes:

\*1. The DMAS bit remains unchanged even if “1” is written. However, if “0” is written to this bit, it is set to “0” (DMA not requested). In order to prevent the DMAS bit from being modified to “0”, “1” should be written to the DMAS bit when “1” is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, “1” should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

\*2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is “1”.) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.

## 1.7 Precautions for Timers

### 1.7.1 Timer A

#### 1.7.1.1 Timer A (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI<sub>MR</sub> (i = 0 to 4) register and the TAI register before setting the TAI<sub>S</sub> bit in the TABSR register to “1” (count starts).  
Always make sure the TAI<sub>MR</sub> register is modified while the TAI<sub>S</sub> bit remains “0” (count stops) regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAI register. However, if the counter is read at the same time it is reloaded, the value “FFFF16” is read. Also, if the counter is read before it starts counting after a value is set in the TAI register while not counting, the set value is read.
3. If a low-level signal is applied to the  $\overline{SD}$  pin when the TB2SC register IVPCR1 bit = “1” (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1<sub>OUT</sub>, TA2<sub>OUT</sub> and TA4<sub>OUT</sub> pins go to a high-impedance state.

**1.7.1.2 Timer A (Event Counter Mode)**

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI<sub>i</sub>MR (i = 0 to 4) register, the TAI<sub>i</sub> register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register before setting the TAI<sub>S</sub> bit in the TABSR register to "1" (count starts).

Always make sure the TAI<sub>i</sub>MR register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAI<sub>S</sub> bit remains "0" (count stops) regardless whether after reset or not.

2. While counting is in progress, the counter value can be read out at any time by reading the TAI<sub>i</sub> register. However, "FFFF<sub>16</sub>" can be read in underflow, while reloading, and "0000<sub>16</sub>" in overflow. When setting TAI<sub>i</sub> register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAI<sub>i</sub> register while not counting, the set value is read.
3. If a low-level signal is applied to the  $\overline{SD}$  pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1<sub>OUT</sub>, TA2<sub>OUT</sub> and TA4<sub>OUT</sub> pins go to a high-impedance state.

### 1.7.1.3 Timer A (One-shot Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI<sub>i</sub>MR (i = 0 to 4) register, the TAI register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAI<sub>i</sub>S bit in the TABSR register to “1” (count starts).  
Always make sure the TAI<sub>i</sub>MR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAI<sub>i</sub>S bit remains “0” (count stops) regardless whether after reset or not.
2. When setting TAI<sub>i</sub>S bit to “0” (count stop), the followings occur:
  - A counter stops counting and a content of reload register is reloaded.
  - TAI<sub>i</sub>OUT pin outputs “L”.
  - After one cycle of the CPU clock, the IR bit of TAI<sub>i</sub>C register is set to “1” (interrupt request).
3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAI<sub>i</sub>N pin and output in one-shot timer mode.
4. The IR bit is set to “1” when timer operation mode is set with any of the following procedures:
  - Select one-shot timer mode after reset.
  - Change an operation mode from timer mode to one-shot timer mode.
  - Change an operation mode from event counter mode to one-shot timer mode.To use the timer A<sub>i</sub> interrupt (the IR bit), set the IR bit to “0” after the changes listed above have been made.
5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.
6. If a low-level signal is applied to the  $\overline{SD}$  pin when the TB2SC register IVPCR1 bit = “1” (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1<sub>OUT</sub>, TA2<sub>OUT</sub> and TA4<sub>OUT</sub> pins go to a high-impedance state.

**1.7.1.4 Timer A (Pulse Width Modulation Mode)**

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAI<sub>i</sub>MR (i = 0 to 4) register, the TAI<sub>i</sub> register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAI<sub>i</sub>S bit in the TABSR register to “1” (count starts).

Always make sure the TAI<sub>i</sub>MR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAI<sub>i</sub>S bit remains “0” (count stops) regardless whether after reset or not.

2. The IR bit is set to “1” when setting a timer operation mode with any of the following procedures:

- Select the PWM mode after reset.
- Change an operation mode from timer mode to PWM mode.
- Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to “0” by program after the above listed changes have been made.

3. When setting TAI<sub>i</sub>S register to “0” (count stop) during PWM pulse output, the following action occurs:

- Stop counting.
- When TAI<sub>i</sub>OUT pin is output “H”, output level is set to “L” and the IR bit is set to “1”.
- When TAI<sub>i</sub>OUT pin is output “L”, both output level and the IR bit remains unchanged.

4. If a low-level signal is applied to the  $\overline{SD}$  pin when the TB2SC register IVPCR1 bit = “1” (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1<sub>OUT</sub>, TA2<sub>OUT</sub> and TA4<sub>OUT</sub> pins go to a high-impedance state.

## 1.7.2 Timer B

### 1.7.2.1 Timer B (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to “1” (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains “0” (count stops) regardless whether after reset or not.

2. A value of a counter, while counting, can be read in TBi register at any time. “FFFF<sub>16</sub>” is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.



### 1.7.2.2 Timer B (Event Counter Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to “1” (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains “0” (count stops) regardless whether after reset or not.

2. The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always “FFFF<sub>16</sub>.” If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.

**1.7.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)**

1. The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 2) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = "1" (count starts), be sure to write the same value as previously written to the TMD0, TMD1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
2. The IR bit of TBiC register (i=0 to 2) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
5. Use the IR bit of TBiC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
7. A value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

## 1.7.3 Timer S

### 1.7.3.1 Rewrite the G1IR register

When write "0" (without interrupt request) to each bit in the G1IR register, use the following instructions.

Usable instructions: AND, BCLR

## 1.8 Precautions for Serial I/O (Clock-synchronous Serial I/O)

### 1.8.1 Transmission/reception

1. With an external clock selected, and choosing the  $\overline{RTS}$  function, the output level of the  $\overline{RTSi}$  pin goes to “L” when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the  $\overline{RTSi}$  pin goes to “H” when reception starts. So if the  $\overline{RTSi}$  pin is connected to the  $\overline{CTS}$  pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the  $\overline{RTS}$  function has no effect.
2. If a low-level signal is applied to the  $\overline{SD}$  pin when the TB2SC register IVPCR1 bit = “1” (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the  $RTS_2$  and  $CLK_2$  pins go to a high-impedance state.

## 1.8.2 Transmission

When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of UiC1 register= "1" (transmission enabled)
- The TI bit of UiC1 register = "0" (data present in UiTB register)
- If  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTS}}$ i pin = "L"

### 1.8.3 Reception

1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
2. When an internal clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the UiC1 register (i = 0 to 2)'s RE bit = "1" (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
5. When an external clock is selected, the conditions must be met while if the CKPOL bit = "0", the external clock is in the high state; if the CKPOL bit = "1", the external clock is in the low state.
  - The RE bit of UiC1 register = "1" (reception enabled)
  - The TE bit of UiC1 register = "1" (transmission enabled)
  - The TI bit of UiC1 register = "0" (data present in the UiTB register)

## 1.9 Precautions for Serial I/O (UART Mode)

### 1.9.1 Special Mode 2

If a low-level signal is applied to the  $\overline{SD}$  pin when the TB2SC register IVPCR1 bit = 1 (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the RTS2 and CLK2 pins go to a high-impedance state.

### 1.9.2 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

## 1.10 Precautions for A/D Converter

1. Set ADCON0 (except bit 6), ADCON1, ADCON2 and ADTRGCON registers when A/D conversion is stopped (before a trigger occurs).
2. When the VCUT bit of ADCON1 register is changed from "0" (Vref not connected) to "1" (Vref connected), start A/D conversion after passing 1  $\mu$ s or longer.
3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (AN<sub>i</sub>, AN<sub>0i</sub>, AN<sub>2i</sub>(i=0 to 7)) each and the AVSS pin. Similarly, insert a capacitor between the VCC pin and the VSS pin. Figure 1.10.1 is an example connection of each pin.
4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the  $\overline{\text{ADTRG}}$  pin is set to "0" (input mode).
5. When using key input interrupts, do not use any of the four AN<sub>4</sub> to AN<sub>7</sub> pins as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)
6. The  $\phi_{\text{AD}}$  frequency must be 10 MHz or less. Without sample-and-hold function, limit the  $\phi_{\text{AD}}$  frequency to 250kHz or more. With the sample and hold function, limit the  $\phi_{\text{AD}}$  frequency to 1MHz or more.
7. When changing an A/D operation mode, select analog input pin again in the CH2 to CH0 bits of ADCON0 register and the SCAN1 to SCAN0 bits of ADCON1 register.




Figure 1.10.1. Use of capacitors to reduce noise



8. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A/D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
- When operating in one-shot, single-sweep mode, simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode 1  
Check to see that A/D conversion is completed before reading the target ADi register. (Check the ADIC register's IR bit to see if A/D conversion is completed.)
  - When operating in repeat mode or repeat sweep mode 0 or 1  
Use the main clock for CPU clock directly without dividing it.
9. If A/D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. The contents of ADi registers irrelevant to A/D conversion may also become indeterminate. If while A/D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.
10. When setting the ADST bit in the ADCON register to "0" and terminating forcefully by a program in single sweep conversion mode, A/D delayed trigger mode 0 and A/D delayed trigger mode 1 during A/D converting operation, the A/D interrupt request may be generated. If this causes a problem, set the ADST bit to "0" after an interrupt is disabled.

## 1.11 Precautions for CAN Module

### 1.11.1 Reading C0STR Register

The CAN module on the M16C/29 group updates the status of the C0STR register in a certain period. When the CPU and the CAN module access to the C0STR register at the same time, the CPU has the access priority; the access from the CAN module is disabled. Consequently, when the updating period of the CAN module matches the access period from the CPU, the status of the CAN module cannot be updated. (See Figure 1.11.1.)

Accordingly, be careful about the following points so that the access period from the CPU should not match the updating period of the CAN module:

- (1) There should be a wait time of  $3f_{CAN}$  or longer (see Table 1.11.1) before the CPU reads the C0STR register. (See Figure 1.11.2.)
- (2) When the CPU polls the C0STR register, the polling period must be  $3f_{CAN}$  or longer. (See Figure 1.11.3.)

**Table 1.11.1 CAN Module Status Updating Period**

$3f_{CAN}$ period = $3 \times X_{IN}$ (Original oscillation period) $\times$ Division value of the CAN clock (CCLK)	
(Example 1) Condition $X_{IN}$ 16 MHz CCLK: Divided by 1	$3f_{CAN}$ period = $3 \times 62.5 \text{ ns} \times 1 = 187.5 \text{ ns}$
(Example 2) Condition $X_{IN}$ 16 MHz CCLK: Divided by 2	$3f_{CAN}$ period = $3 \times 62.5 \text{ ns} \times 2 = 375 \text{ ns}$
(Example 3) Condition $X_{IN}$ 16 MHz CCLK: Divided by 4	$3f_{CAN}$ period = $3 \times 62.5 \text{ ns} \times 4 = 750 \text{ ns}$
(Example 4) Condition $X_{IN}$ 16 MHz CCLK: Divided by 8	$3f_{CAN}$ period = $3 \times 62.5 \text{ ns} \times 8 = 1.5 \mu\text{s}$
(Example 5) Condition $X_{IN}$ 16 MHz CCLK: Divided by 16	$3f_{CAN}$ period = $3 \times 62.5 \text{ ns} \times 16 = 3 \mu\text{s}$




Figure 1.11.1 When Updating Period of CAN Module Matches Access Period from CPU




Figure 1.11.2 With a Wait Time of 3fCAN Before CPU Read




Figure 1.11.3 When Polling Period of CPU is 3fCAN or Longer

### 1.11.2 CAN Transceiver in Boot Mode

When programming the flash memory in boot mode via CAN bus, the operation mode of CAN transceiver should be set to “high-speed mode” or “normal operation mode”. If the operation mode is controlled by the microcomputer, CAN transceiver must be set the operation mode to “high-speed mode” or “normal operation mode” before programming the flash memory by changing the switch etc. Table 1.11.2 and 1.11.3 show pin connections of CAN transceiver.

**Table 1.11.2 Pin Connections of CAN Transceiver (In case of PCA82C250: Philips product)**

	Standby mode	High-speed mode
Rs pin (Note 1)	“H”	“L”
CAN communication	impossible	possible
Connection		

Note 1: The pin which controls the operation mode of CAN transceiver.

Note 2: Connect to enabled port to control CAN transceiver.

**Table 1.11.3 Pin Connections of CAN Transceiver (In case of PCA82C252: Philips product)**

	Sleep mode	Normal operation mode
STB pin (Note 1)	“L”	“H”
EN pin (Note 1)	“L”	“H”
CAN communication	impossible	possible
Connection		

Note 1: The pin which controls the operation mode of CAN transceiver.

Note 2: Connect to enabled port to control CAN transceiver.

## 1.12 Precautions for Programmable I/O Ports

1. If a low-level signal is applied to the  $\overline{SD}$  pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the P72 to P75, P80 and P81 pins go to a high-impedance state.
2. Setting the SM32 bit in the S3C register to "1" causes the P32 pin to go to a high-impedance state. Similarly, setting the SM42 bit in the S4C register to "1" causes the P96 pin to go to a high-impedance state.
3. The input threshold voltage or pins differs between programmable input/output ports and peripheral functions.  
Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions  $V_{IH}$  and  $V_{IL}$  (neither "high" or "low"), the input level may be determined differently depending on which side - the programmable input/output port or the peripheral function - is currently selected.
4. When the INV03 bit of the INVC0 register is "1"(three-phase motor control timer output enabled), it becomes the following by the  $\overline{SD}$  function when "L" is input to the P85  $\overline{NMI}/\overline{SD}$  pin.
  - When the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the U/  $\overline{U}$ / V/  $\overline{V}$ / W/  $\overline{W}$  pins go to a high-impedance state.
  - When the TB2SC register IVPCR1 bit = "0" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin disabled), the U/  $\overline{U}$ / V/  $\overline{V}$ / W/  $\overline{W}$  pins go to a normal port.

Therefore, the P85 pin can not be used as programmable I/O port when the INV03 bit is set to "1".  
When the  $\overline{SD}$  function isn't used, set to "0" (Input) in PD85 and pullup to "H" in the P85  $\overline{NMI}/\overline{SD}$  pin from outside.

### **1.13 Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers**

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.

## 1.14 Precautions for Flash Memory Version

### 1.14.1 Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFFDF<sub>16</sub>, 0FFFE3<sub>16</sub>, 0FFFE<sub>16</sub>, 0FFFEF<sub>16</sub>, 0FFFF3<sub>16</sub>, 0FFFF7<sub>16</sub>, and 0FFFFB<sub>16</sub>. If wrong data are written to these addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFFFF<sub>16</sub>. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

### 1.14.2 Precautions for Stop mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to “0” (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to “1” (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to “1” (stop mode)

```
Example program   BSET      0, CM1      ; Stop mode
                  JMP.B     L1
```

L1:

Program after returning from stop mode

### 1.14.3 Precautions for Wait mode

When shifting to wait mode, set the FMR01 bit to “0” (CPU rewrite mode disabled) before executing the WAIT instruction.

### 1.14.4 Precautions for Low power dissipation mode, on-chip oscillator low power dissipation mode

If the CM05 bit is set to “1” (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program

### 1.14.5 Writing command and data

Write the command code and data at even addresses.

### 1.14.6 Precautions for Program Command

Write ‘xx40<sub>16</sub>’ in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

### 1.14.7 Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17–6 bits. Also, set the PM1 register's PM17 bit to 1 (with wait state).

### 1.14.8 Instructions inhibited against use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

### 1.14.9 Interrupts

#### EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The  $\overline{\text{NMI}}$  and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

- The address match interrupt cannot be used because the flash memory's internal data is referenced.

#### EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The  $\overline{\text{NMI}}$  interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

### 1.14.10 How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when  $\overline{\text{NMI}}$  pin is "H" level.



### 1.14.11 Writing in the user ROM area

#### EW0 Mode

- If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

#### EW1 Mode

- Avoid rewriting any block in which the rewrite control program is stored.

### 1.14.12 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

### 1.14.13 Regarding Programming/Erase Times and Execution Time

As the number of programming/erase times increases, so does the execution time for software commands (Program, Block Erase, Erase All Unlock Blocks, and Lock Bit Program). Especially when the number of programming/erase times exceeds 1,000, the software command execution time is noticeably extended. Therefore, the software command wait time that is set must be greater than the maximum rated value of electrical characteristics.

The software commands are aborted by hardware reset 1, hardware reset 2,  $\overline{\text{NMI}}$  interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the block that was in process must be erased before reexecuting the aborted command.

REVISION HISTORY

M16C/29 GROUP USAGE NOTES

Rev.	Date	Description	
		Page	Summary
0.70	Mar/29/Y04	1	Section "1.1.1 Precaution for 80 pin version" and "1.1.2 Precaution for 64 pin version" are partly revised.
		23	"10" of the section "1.10 Precautions for A-D Converter " is added.
0.71	April/15/Y04	3	Section "1.3 Precautions for Power Control" is partly revised.
		5	Section "1.5.2 Setting the SP" is partly revised.
		27	Section "1.12 Precaution for Programmable I/O Ports" is revised.
1.00	Nov/01/Y04	All pages	Words standardized (on-chip oscillator, A/D)

---

**M16C/29 Group USAGE NOTES REFERENCE BOOK**


**Publication Data : Rev.0.70 Mar 29, 2004**

**Rev.1.00 Nov 01, 2004**

**Published by : Sales Strategic Planning Div.**

**Renesas Technology Corp.**

M16C/29 Group  
Usage Notes Reference Book



**RENESAS**

Renesas Technology Corp.  
2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan