COMPLIANT



High Frequency 600-mA Synchronous Buck/Boost Converter


DESCRIPTION

The Si9165 provides fully integrated synchronous buck or boost converter solution for the latest one cell Lithium Ion cellular phones. Capable of delivering up to 600 mA of output current at + 3.3 V, the Si9165 provides ample power for various baseband circuits as well as for some PAs. It combines the 2 MHz switching controller with fully integrated high-frequency MOSFETs to deliver the smallest and most efficient converter available today. The 2 MHz switching frequency reduces the inductor height to new level of 2 mm and minimizes the output capacitance requirement to less than 10 µF with peak-to-peak output ripple as low as 10 mV. Combined with low-gate charge high-frequency MOSFETs, the Si9165 delivers efficiency up to 95 %. The programmable pulse skipping mode maintains this high efficiency even during the standby and idle modes to increase overall battery life and talktime. In order to extract the last ounce of power from the battery, the Si9165 is designed with 100 % duty cycle control for buck mode. With 100 % duty cycle, the Si9165 operates like a saturated linear regulator to deliver the highest potential output voltage for longer talktime.

The Si9165 is available in lead (Pb)-free TSSOP-20 pin packages. In order to satisfy the stringent ambient temperature requirements, the Si9165 is rated to handle the industrial temperature range of - 25 $^{\circ}$ C to 85 $^{\circ}$ C.


FEATURES


- Voltage Mode Control
- · Fully Integrated MOSFET Switches
- 2.7 V to 6 V Input Voltage Range



- Up to 600 mA Output Current at 3.3 V in PWM
- Up to 2 MHz Adjustable Switching Frequency in PWM
- Less than 200 µA Quiescent Current in PSM
- · Integrated UVLO and POR
- · Integrated Soft-Start
- Synchronization
- Shutdown Current < 1 μA

STANDARD APPLICATION CIRCUITS





Document Number: 70845 S-72058-Rev. D, 08-Oct-07



ABSOLUTE MAXIMUM RATINGS						
Parameter	Limit	Unit				
Voltages Referenced to GND						
V_{DD}		6.5				
MODE, PWM/PSM, SYNC, SD, V _{REF} , R _{OSC} , COMP, F	В	- 0.3 V to V _{DD} + 0.3 V	v			
Vo		- 0.3 V to V _S + 0.3 V	_ v			
PGND		± 0.3				
Voltages Referenced to PGND	Voltages Referenced to PGND					
V _S , V _{IN/OUT}		6.5	V			
COIL		- 0.4 V to V _{IN/OUT} + 0.4 V	¬			
Peak Output Current		3	A			
Continuous Output Current		1				
Storage Temperature Range		- 65 to 150	°C			
Operating Junction Temperature		150]			
Power Dissipation (Package) ^a	20-Pin TSSOP (Q Suffix) ^b	1.0	W			
Thermal Impedance (Θ_{JA})	20-Pin TSSOP	125	°C/W			

Notes:

- a. Device Mounted with all leads soldered or welded to PC board.
- b. Derate 8.0 mW/°C above 25 °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS					
Parameter	Limit	Unit			
Voltages Referenced to GND					
V_{DD}	2.7 V to 6 V V	V			
MODE, PWM/PSM, SYNC, SD	0 V to V _{DD}				
Voltages Referenced to PGND					
V _S , V _{IN/OUT}	2.7 V to 6 V	V			
F _{OSC}	200 kHz to 2 MHz				
Rosc	25 kΩ to 300 kΩ	kΩ			
V _{REF} Capacitor	0.1	μF			

SPECIFICATIONS							
		Test Conditions	Limits				
Parameter	Symbol	Unless Otherwise Specified 2.7 V $<$ V _{DD} $<$ 6 V, V _{IN/OUT} = 3.3 V, V _S = 3.3 V	Min ^a	Typ ^b	Max ^a	Unit	
Reference							
Output Voltage	V _{REF}	I _{REF} = 0 A	1.268	1.3	1.332	V	
	* REF	T _A = 25 °C, I _{REF} = 0	1.280	1.3	1.320	v	
Load Regulation	ΔV_{REF}	$V_{DD} = 3.3 \text{ V}, -500 \mu\text{A} < I_{REF} < 0$		3		mV	
Power Supply Rejection	P _{SRR}			60		dB	
UVLO							
Under Voltage Lockout (turn-on)	V _{UVLO/LH}		2.3	2.4	2.5	V	
Hysteresis	V _{HYS}	V _{UVLOLH} - V _{UVLOHL}		0.1		\ \ \	
Soft-Start Time							
SS Time	t _{SS}			6		ms	
Mode							
Logic High	V _{IH}		0.7 V _{DD}			V	
Logic Low	V _{IL}				0.3 V _{DD}	٧	
Input Current	IL		- 1.0		1.0	μΑ	






SPECIFICATIONS			Took Complishing		l lucito		
			Test Conditions Unless Otherwise Specified		Limits		
P		Cumala al	$2.7 \text{ V} < \text{V}_{DD} < 6 \text{ V},$ $\text{V}_{IN/OUT} = 3.3 \text{ V}, \text{V}_{S} = 3.3 \text{ V}$	м:а	Tree b	Maria	11
Parameter CD CYALO DWW/DCM		Symbol	VIN/OUT = 3.3 V, VS = 3.3 V	Min ^a	Typ ^b	Max ^a	Uni
SD, SYNC, PWM/PSM		V _{IH}		2.4			
Logic High		VIH		2.4		0.0	V
Logic Low				4.0		0.8	
Input Current		ΙL		- 1.0		1.0	μΑ
Oscillator			<u> </u>		l		
Maximum Frequency		F _{MAX}	Newsited 4 00 MHz D	2			MH
Accuracy			Nominal 1.60 MHz, $R_{OSC} = 30 \text{ k}\Omega$	- 20		20	0/
Maximum Duty Cycle (Buc	·	D_{MAX}	F _{SW} = 2 MHz	75	85		%
Maximum Duty Cycle (Boo	SI)			50	65	4.5	
SYNC Range		F _{SYNC} /F _{OSC}		1.2		1.5	
SYNC Ligh Bules Width				50			
SYNC High Pulse Width SYNC t _r , t _f				50		50	ns
<u> </u>				_		50	
Error Amplifier		I	V _{FB} = 1.5 V				
Input Bias Current		I _{BIAS}	v _{FB} = 1.5 v	- 1		1	μ/
Open Loop Voltage Gain		A _{VOL}		50	60		dE
FB Threshold		V _{FB}	T _A = 25 °C	1.270	1.30	1.330	V
				1.258	1.30	1.342	
Unity Gain BW		BW			2		MF
Output Current		I _{EA}	Source (V _{FB} = 1.05 V), V _{COMP} = 0.75 V		- 3	- 1	mA
·			Sink (V _{FB} = 1.55 V), V _{COMP} = 0.75 V	1	3		
Output Current	T				I		
Output Current (PWM)	Boost Mode ^c		$V_{IN} \le V_{OUT} = 2.7 \text{ to } 5.0 \text{ V}$	600			
Carpar Carroni (i. 11111)	Buck Mode ^d	I _{OUT}	$V_{IN} \ge V_{OUT} = 2.7 \text{ to } 6.0 \text{ V}$	600			mA
Output Ourset (DOM)	Boost Mode ^c	1001	$V_{IN} = 3.3 \text{ V}, V_{OUT} = 3.6 \text{ V}$	150			
Output Current (PSM)	Buck Mode ^d		V _{IN} = 3.6 V, V _{OUT} = 2.7 V	150			
r _{DS(on)} N-Channel	1		V > 22V		130	300	
r _{DS(on)} P-Channel		r _{DS(on)}	V _S ≥ 3.3 V		160	330	mΩ
Over temperature protec	tion						
Trip Point			Rising Temperature		165		
Hysteresis					25		°C
Supply Current							
Normal Mode			$V_{DD} = 3.3 \text{ V}, F_{OSC} = 2 \text{ MHz}$		500	750	
PSM Mode		I _{DD}	V _{DD} = 3.3 V		180	250	μA
Shutdown Mode			V _{DD} = 3.3 V, SD = 0 V			1	


Notes:

a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.


b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. c. $V_{IN} = V_{DD}$, $V_{OUT} = V_{IN/OUT} = V_S = V_O$, L = 1.5 μ H. d. $V_{IN} = V_{DD} = V_S = V_{IN/OUT}$, $V_{OUT} = V_O$, L = 1.5 μ H.










Frequency vs. Temperature














TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





PIN CONFIGURATION AND ORDERING INFORMATION




ORDERING INFORMATION			
Part Number Temperature Range P		Package	
Si9165BQ-T1-E3	- 25 to 85 °C	Tape and Reel	
Eval Kit	Temperature Range	Board Type	
Si9165DB	- 25 to 85 °C	Surface Mount	
		•	

PIN DES	PIN DESCRIPTION				
Pin Number	Name	Function			
1	N/C	Not Used			
2	SD	Shuts down the IC completely and decreases current consumed by the IC to < 1 μA.			
3	PWM/PSM	Logic high = PWM mode, logic low = \overline{PSM} mode. In \overline{PSM} mode, synchronous rectification is disabled.			
4, 5, 6	V _{IN/OUT}	Input node for buck mode and output node for boost mode.			
7	SYNC	Externally controlled synchronization signal. Logic high to low transition forces the clock synchronization. If not used, the pin must be connected to V_{DD} , or logic high.			
8	GND	Low power controller ground			
9	V_{REF}	1.3 V reference. Decoupled with 0.1 μF capacitor.			
10	FB	Output voltage feedback connected to the inverting input of an error amplifier.			
11	COMP	Error amplifier output for external compensation network.			
12	Rosc	External resistor to determine the switching frequency.			
13	V_{DD}	Input supply voltage for the analog circuitry. Input voltage range is 2.7 V to 6 V.			
14	V _O	Direct output voltage sensing to control peak inductor current in PSM mode.			
15	V _S	Supply voltage for the internal MOSFET drive circuit.			
16, 17	PGND	Power ground.			
18	MODE	Determines the converter topology. Connect to AGND for buck or V _{DD} for boost.			
19, 20	COIL	Inductor connection node			

Document Number: 70845 S-72058-Rev. D, 08-Oct-07



FUNCTIONAL BLOCK DIAGRAM



DETAIL OPERATIONAL DESCRIPTION

Start-Up

The UVLO circuit prevents the internal MOSFET switches and oscillator circuit from turning on, if the voltage on V_{DD} pin is less than 2.5 V. With typical UVLO hysteresis of 0.1 V, controller is continuously powered on until the V_{DD} voltage drops below 2.4 V. This hysteresis prevents the converter from oscillating during the start-up phase and unintentionally locking up the system. Once the V_{DD} voltage exceeds the UVLO threshold, and with no other shutdown condition detected, an internal Power-On-Reset timer is activated while most circuitry, except the output driver, are turned on. After the POR timeout of about 1 ms, the internal soft-start capacitor is allowed to charge. When the soft-start capacitor voltage reaches 0.5 V, the PWM circuit is enabled. Thereafter, the constant current charging the soft-start capacitor will force the output voltage to rise gradually without overshooting. To prevent negative undershoot, the synchronous switch is tri-stated until the duty cycle reaches about 10 %. In tri-state, the high-side P-Channel MOSFET is

turned off by pulling up the gate voltage to V_S potential. The low-side N-Channel MOSFET is turned off by pulling down the gate voltage to PGND potential. Note that the Si9165 will always soft starts in the PWM mode regardless of the voltage level on the PWM/ \overline{PSM} pin.

Shutdown

The Si9165 is designed to conserve as much battery life as possible by decreasing current consumption of IC during normal operation as well as the shutdown mode. With logic low level on the \overline{SD} pin, current consumption of the Si9165 is decreased to less than 1 μ A by shutting off most of the circuits. The logic high enables the controller and starts up as described in "Start-Up" section above.







DETAIL OPERATIONAL DESCRIPTION (CONT'D)

Over Temperature Protection

The Si9165 is designed with over temperature protection circuit to prevent MOSFET switches from running away. If the temperature reaches 165 °C, internal soft-start capacitor is discharged, shutting down the output stage. Converter remains in the disabled mode until the temperature in the IC decreases below 140 °C.

PWM Mode

With PWM/PSM mode pin in logic high condition, the Si9165 operates in constant frequency (PWM) mode. As the load and line varies, switching frequency remain constant. The switching frequency is programmed by the Rosc value as shown by the Oscillator curve. In the PWM mode, the synchronous drive is always enabled, even when the output current reaches 0 A. In continuous current mode, transfer function of the converter remain constant, providing fast transient response. If the converter operates in discontinuous current mode, overall loop gain decreases and transient response time can be ten times longer than if the converter remain in continuous current mode. This transient response time advantage can significantly decrease the hold-up capacitors needed on the output of dc-dc converter to meet the transient voltage regulation. Therefore, the PWM/PSM pin is available to dynamically program the controller.

The maximum duty cycle of the Si9165 can reach 100 % in buck mode. This allows the system designers to extract out the maximum stored energy from the battery. Once the controller delivers 100 % duty cycle, converter operates like a saturated linear regulator. At 100 % duty cycle, synchronous rectification is completely turned off. Up to a maximum duty cycle of 80 % at 2 MHz switching frequency, controller maintains perfect output voltage regulation. If the input voltage drops below the level where the converter requires greater than 80 % duty cycle, controller will deliver 100 % duty cycle. This instantaneous jump in duty cycle is due to fixed BBM time, MOSFET delay/rise/fall time, and the internal propagational delays. In order to maintain regulation, controller might fluctuate its duty cycle back and forth from 100 % to something less than maximum duty cycle while the converter is operating in this input voltage range. If the input voltage drops further, controller will remain on 100 %. If the input voltage increases to a point where it requires less than 80 % duty cycle, synchronous rectification is once again activated.

The maximum duty cycle under boost mode is internally limited to 75 % to prevent inductor saturation. If the converter is turned on for 100 % duty cycle, inductor never gets a chance to discharge its energy and eventually saturates. In boost mode, synchronous rectifier is always turned on for minimum or greater duration as long as the switch has been

turned on. The controller will deliver 0 % duty cycle, if the input voltage is greater than the programmed output voltage. Because of signal propagation time and MOSFET delay/rise/fall time, controller will not transition smoothly from minimum controllable duty cycle to 0 % duty cycle. For example, controller may decrease its duty cycle from 5 % to 0 % abruptly, instead of gradual decrease you see from 75 % to 5 %.

Pulse Skipping Mode

The gate charge losses produced from the Miller capacitance of MOSFETs are the dominant power dissipation parameter during light load (i.e. < 10 mA). Therefore, less gate switching will improve overall converter efficiency. This is exactly why the Si9165 is designed with pulse skipping mode. If the PWM/PSM pin is connected to logic low level, converter operates in pulse skipping modulation (PSM) mode. During the pulse skipping mode. quiescent current of the controller is decreased to approximately 200 µA, instead of 500 µA during the PWM mode. This is accomplished by turning off most of internal control circuitry and utilizing a simple constant on-time control with feedback comparator. The controller is designed to have a constant on-time and a minimum off-time acting as the feedback comparator blanking time. If the output voltage drops below the desired level, the main switch is first turned on and then off. If the applied on-time is insufficient to provide the desired voltage, the controller will force another on and off sequence, until the desired voltage is accomplished. If the applied on-time forces the output to exceed the desired level, as typically found in the light load condition, the converter stays off. The excess energy is delivered to the output slowly. forcing the converter to skip pulses as needed to maintain regulation. The on-time and off-time are set internally based on inductor used (1.5 µH typical), mode pin selection and maximum load current. Wide duty cycle range can be achieved in both buck and boost configurations. In pulse skipping mode, synchronous rectifier drive is also disabled to further decrease the gate charge loss, which in turn improves overall converter efficiency.

Reference

The reference voltage of the Si9165 is set at 1.3 V. The reference voltage is internally connected to the non-inverting inputs of the error amplifier. The reference is decoupled with 0.1 μ F capacitor.

VISHAY.

DETAIL OPERATIONAL DESCRIPTION (CONT'D)

Error Amplifier

The error amplifier gain-bandwidth product and slew rate is critical parameters which determines the transient response of converter. The transient response is function of both small and large signal response. The small signal is the converter closed loop bandwidth and phase margin while the large signal is determined by the error amplifier dv/dt and the inductor di/dt slew rate. Besides the inductance value, error amplifier determines the converter response time. In order to minimize the response time, the Si9165 is designed with 2 MHz error amplifier gain-bandwidth product to generate the widest converter bandwidth and 3.5 V/µs slew rate for ultra-fast large signal response.

Oscillator

The oscillator is designed to operate up to 2 MHz minimal. The 2 MHz operating frequency allows the converter to minimize the inductor and capacitor size, improving the power density of the converter. Even with 2 MHz switching frequency, quiescent current is only 500 μA with unique power saving circuit design. The switching frequency is easily programmed by attaching a resistor to R_{OSC} pin. See oscillator frequency versus R_{OSC} curve to select the proper values for desired operating frequency. The tolerance on the operating frequency is \pm 20 % with 1 % tolerance resistors.

Synchronization

The synchronization to external clock is easily accomplished by connecting the external clock into the SYNC pin. A logic high to low transition synchronizes the clock. The external clock frequency must be within 1.2 to 1.5 times the internal clock frequency.

Break-Before-Make Timing

A proper BBM time is essential in order to prevent shoot-through current and maintain high efficiency. The break-before-make time is set internally at 20 ns at $\rm V_S=3.6~V$. The high and low-side MOSFET drain voltages are monitored and when the drain voltage reaches the 1.75 V below or above its initial starting voltage, 20 ns BBM time is set before the other switch turns on. The maximum controllable duty cycle is limited by the BBM time. Since the BBM time is fixed, maximum controllable duty cycle will vary depending on the switching frequency.


Output MOSFET Stage

The high- and low-side switches are integrated to provide optimum performance and to minimize the overall converter size. Both, high and low-side switches are designed to handle up to 600 mA of continuous current. The MOSFET switches were designed to minimize the gate charge loss as well as the conduction loss. For the high frequency operation, switching losses can exceed conduction loss, if the switches are designed incorrectly. Under full load, efficiency of 90 % is accomplished with 3.6 V battery voltage in both buck and boost modes (+ 2.7 V output voltage for buck mode and + 5 V output voltage for boost mode).

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70845.



TSSOP: 20-LEAD (POWER IC ONLY)



Document Number: 72818 28-Jan-04

www.vishay.com



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000