

MIXED SIGNAL MICROCONTROLLER

Check for Samples: MSP430G2744, MSP430G2544, MSP430G2444

FEATURES

- Low Supply Voltage Range: 1.8 V to 3.6 V
- Ultra-Low Power Consumption
 - Active Mode: 270 µA at 1 MHz, 2.2 V
 - Standby Mode: 1 μA
 - Off Mode (RAM Retention): 0.1 µA
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time
- Basic Clock Module Configurations
 - Internal Frequencies up to 16 MHz With Four Calibrated Frequencies
 - Internal Very-Low-Power Low-Frequency (LF) Oscillator
 - 32-kHz Crystal
 - High-Frequency (HF) Crystal up to 16 MHz
 - Resonator
 - External Digital Clock Source
 - External Resistor
- 16-Bit Timer_A With Three Capture/Compare Registers
- 16-Bit Timer_B With Three Capture/Compare Registers
- Universal Serial Communication Interface
 - Enhanced UART Supports Auto-Baudrate Detection (LIN)
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - I2C™

- 10-Bit 200-ksps Analog-to-Digital (A/D)
 Converter With Internal Reference, Sample-and-Hold, Autoscan, and Data Transfer
 Controller
- Brownout Detector
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- Bootstrap Loader
- On-Chip Emulation Module
- Family Members
 - MSP430G2444
 - 8KB + 256B Flash Memory
 - 512B RAM
 - MSP430G2544
 - 16KB + 256B Flash Memory
 - 512B RAM
 - MSP430G2744
 - 32KB + 256B Flash Memory
 - 1KB RAM
- Family Members are Summarized in Table 1
- · Package Options
 - TSSOP: 38 Pin (DA)
 - QFN: 40 Pin (RHA)
 - DSBGA: 49 Pin (YFF)
 - PDIP: 40 Pin (N) Available in Sampling Quantities
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MSP430 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION

The Texas Instruments MSP430TM family of ultra-low-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 μs.

The MSP430G2x44 series is an ultra-low-power mixed signal microcontroller with two built-in 16-bit timers, a universal serial communication interface, 10-bit A/D converter with integrated reference and data transfer controller (DTC) and 32 I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system. Stand-alone radio-frequency (RF) sensor front ends are another area of application.

Table 1. Available Options (1)(2)

Device	BSL	EEM	Flash (KB)	RAM (B)	Timer_A	Timer_B	ADC10 Channel	USCI_A0, USCI_B0	Clock	I/O	Package Type												
MSP430G2744IRHA40				1		TB3	12		HF, LF,	32	40-QFN												
MSP430G2744IDA38	1	1	32		TA3			1	DCO, VLO	32	38-TSSOP												
MSP430G2744IYFF	1									32	49-DSBGA												
MSP430G2544IRHA40					TA3	TB3	12	1	HF, LF, DCO, VLO	32	40-QFN												
MSP430G2544IDA38	1	1	16	512						32	38-TSSOP												
MSP430G2544IYFF	1									32	49-DSBGA												
MSP430G2444IRHA40																					HF, LF,	32	40-QFN
MSP430G2444IDA38	1	1	8	512	TA3	TB3	12	1	DCO, VLO	32	38-TSSOP												
MSP430G2444IYFF	1									32	49-DSBGA												

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Development Tool Support

All MSP430[™] microcontrollers include an Embedded Emulation Module (EEM) that allows advanced debugging and programming through easy-to-use development tools. Recommended hardware options include:

- Debugging and Programming Interface
 - MSP-FET430UIF (USB)
 - MSP-FET430PIF (Parallel Port)
- Debugging and Programming Interface with Target Board
 - MSP-FET430U38 (DA package)
- Production Programmer
 - MSP-GANG430


⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Device Pinout, TSSOP (DA Package)


		-	
TEST/SBWTCK [1 🔾 38	Ш	P1.7/TA2/TDO/TDI
DVCC [2 37		P1.6/TA1/TDI
P2.5/R _{osc}	3 36		P1.5/TA0/TMS
DVSS [4 35		P1.4/SMCLK/TCK
XOUT/P2.7	5 34		P1.3/TA2
XIN/P2.6	6 33	田	P1.2/TA1
RST/NMI/SBWTDIO [7 32		P1.1/TA0
P2.0/ACLK/A0	8 31		P1.0/TACLK/ADC10CLK
P2.1/TAINCLK/SMCLK/A1	9 30	田	P2.4/TA2/A4/VREF+/VeREF+
P2.2/TA0/A2	10 29	田	P2.3/TA1/A3/VREF-/VeREF-
P3.0/UCB0STE/UCA0CLK/A5	11 28		P3.7/A7
P3.1/UCB0SIMO/UCB0SDA	12 27	田	P3.6/A6
P3.2/UCB0SOMI/UCB0SCL	13 26		P3.5/UCA0RXD/UCA0SOMI
P3.3/UCB0CLK/UCA0STE	14 25	田	P3.4/UCA0TXD/UCA0SIMO
AVSS [15 24	Ш	P4.7/TBCLK
AVCC [16 23	Ш	P4.6/TBOUTH/A15
P4.0/TB0	17 22	田	P4.5/TB2/A14
P4.1/TB1	18 21	田	P4.4/TB1/A13
P4.2/TB2	19 20	口	P4.3/TB0/A12
		J	

Device Pinout, PDIP (N Package)






Device Pinout, QFN (RHA Package)





Device Pinout, DSBGA (YFF Package)



Package Dimensions

The package dimensions for this YFF package are shown in Table 2. See the package drawing at the end of this data sheet for more details.

Table 2. YFF Package Dimensions

PACKAGED DEVICES	D	E		
MSP430G2x44	$3.33 \pm 0.03 \text{ mm}$	3.49 ± 0.03 mm		



Functional Block Diagram






Table 3. Terminal Functions

; BSL transmit
it
d test
nd test
OUT0 output
y



Table 3. Terminal Functions (continued)

TERMINAL									
NAME NO.			1/0	DESCRIPTION					
NAME	YFF	DA	N	RHA					
XOUT/P2.7	A1	5	6	2	I/O	Output terminal of crystal oscillator			
7.00 1/1	,			_	., 0	General-purpose digital I/O pin ⁽²⁾			
						General-purpose digital I/O pin			
P3.0/UCB0STE/	B5	11	13	9	I/O	USCI_B0 slave transmit enable			
UCA0CLK/A5					,, -	USCI_A0 clock input/output			
						ADC10, analog input A5			
P3.1/UCB0SIMO/						General-purpose digital I/O pin			
UCB0SDA	A6	12	14	10	I/O	USCI_B0 slave in, master out in SPI mode			
						USCI_B0 SDA I2C data in I2C mode			
P3.2/UCB0SOMI/						General-purpose digital I/O pin			
UCB0SCL	A7	13	15	11	I/O	USCI_B0 slave out, master in SPI mode			
						USCI_B0 SCL I2C clock in I2C mode			
D2 2/LICDOCL I//						General-purpose digital I/O pin			
P3.3/UCB0CLK/ UCA0STE	B6	14	16	12	I/O	USCI_B0 clock input/output			
						USCI_A0 slave transmit enable			
DO 4/1/201071/D/						General-purpose digital I/O pin			
P3.4/UCA0TXD/ UCA0SIMO	G6	25	27	23	I/O	USCI_A0 transmit data output in UART mode			
OO/ (OO) WIC						USCI_A0 slave in, master out in SPI mode			
						General-purpose digital I/O pin			
P3.5/UCA0RXD/ UCA0SOMI	G5	26	28	24	I/O	USCI_A0 receive data input in UART mode			
OOAOOOWII						USCI_A0 slave out, master in SPI mode			
D0 0/40	- 4	07	00	0.5		General-purpose digital I/O pin			
P3.6/A6	F4	27	29	25	I/O	ADC10 analog input A6			
						General-purpose digital I/O pin			
P3.7/A7	G4	28	30	26	I/O	ADC10 analog input A7			
D.4.0/TD.0	Do	4-	4.0	4-		General-purpose digital I/O pin			
P4.0/TB0	D6	17	19	15	I/O	Timer_B, capture: CCI0A input, compare: OUT0 output			
5						General-purpose digital I/O pin			
P4.1/TB1	D7	18	20	16	I/O	Timer_B, capture: CCI1A input, compare: OUT1 output			
D						General-purpose digital I/O pin			
P4.2/TB2	E6	19	21	17	I/O	Timer_B, capture: CCI2A input, compare: OUT2 output			
						General-purpose digital I/O pin			
P4.3/TB0/A12	E7	20	22	18	I/O	Timer_B, capture: CCI0B input, compare: OUT0 output			
						ADC10 analog input A12			
						General-purpose digital I/O pin			
P4.4/TB1/A13	F7	21	23	19	I/O	Timer_B, capture: CCI1B input, compare: OUT1 output			
						ADC10 analog input A13			
						General-purpose digital I/O pin			
P4.5/TB2/A14	F6	22	24	20	I/O	Timer_B, compare: OUT2 output			
						ADC10 analog input A14			
						General-purpose digital I/O pin			
P4.6/TBOUTH/A15	G7	23	25	21	I/O	Timer_B, switch all TB0 to TB3 outputs to high impedance			
	-				., 5	ADC10 analog input A15			
				1	1				

⁽²⁾ If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



Table 3. Terminal Functions (continued)

TERMINAL									
NAME	NO.				I/O	DESCRIPTION			
NAME	YFF	DA	N RHA						
P4.7/TBCLK	F5	24	26	22	I/O	General-purpose digital I/O pin			
1 4.7/1DOLK	13	24	20	22	1/0	Timer_B, clock signal TBCLK input			
RST/NMI/SBWTDIO	В3	7	9	5		Reset or nonmaskable interrupt input			
K31/MWII/3BW1DIO	D3	,	9	3	•	Spy-Bi-Wire test data input/output during programming and test			
TEST/SBWTCK	D1	1	1	37	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.			
						Spy-Bi-Wire test clock input during programming and test			
DV _{CC}	C1, D3, D4, E4, E5	2	2, 3	38, 39		Digital supply voltage			
AV _{CC}	C6, C7, D5	16	18	14		Analog supply voltage			
DV _{SS}	A3, B1, B2, C3, C4	4	5, 8	1, 4		Digital ground reference			
AV _{SS}	B7, C5	15	17	13		Analog ground reference			
QFN Pad	NA	NA	NA	Pad	NA	QFN package pad; connection to DV _{SS} recommended.			



Short-Form Description

CPU

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 4 shows examples of the three types of instruction formats; Table 5 shows the address modes.




Table 4. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION		
Dual operands, source-destination	ADD R4,R5	R4 + R5 → R5		
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$		
Relative jump, unconditional/conditional	JNE	Jump-on-equal bit = 0		

Table 5. Address Mode Descriptions

ADDRESS MODE S ⁽¹⁾ D ⁽²⁾		SYNTAX	EXAMPLE	OPERATION		
Register	✓	1	MOV Rs,Rd	MOV R10,R11	R10 → R11	
Indexed	✓	1	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5) → M(6+R6)	
Symbolic (PC relative)	✓	1	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$	
Absolute	✓	✓	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$	
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) → M(Tab+R6)	
Indirect autoincrement	1		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) → R11 R10 + 2 → R10	
Immediate	1		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)	

(1) S = source

(2) D = destination



Operating Modes

The MSP430 microcontrollers have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active.
- Low-power mode 0 (LPM0)
 - CPU is disabled.
 - ACLK and SMCLK remain active.
 - MCLK is disabled.
- Low-power mode 1 (LPM1)
 - CPU is disabled.
 - ACLK and SMCLK remain active.
 - MCLK is disabled.
 - DCO dc-generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
 - CPU is disabled.
 - ACLK remains active.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator remains enabled.
- Low-power mode 3 (LPM3)
 - CPU is disabled.
 - ACLK remains active.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator is disabled.
- Low-power mode 4 (LPM4)
 - CPU is disabled.
 - ACLK, MCLK, and SMCLK are disabled.
 - DCO dc-generator is disabled.
 - Crystal oscillator is stopped.



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed), the CPU goes into LPM4 immediately after power up.

Table 6. Interrupt Vector Addresses

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	OFFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	30
Timer_B3	TBCCR0 CCIFG ⁽⁴⁾	maskable	0FFFAh	29
Timer_B3	TBCCR1 and TBCCR2 CCIFGs, TBIFG ⁽²⁾⁽⁴⁾	maskable	0FFF8h	28
			0FFF6h	27
Watchdog Timer	WDTIFG	maskable	0FFF4h	26
Timer_A3	TACCR0 CCIFG ⁽³⁾	maskable	0FFF2h	25
Timer_A3	TACCR1 CCIFG TACCR2 CCIFG TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF0h	24
USCI_A0 or USCI_B0 Receive	UCA0RXIFG, UCB0RXIFG(2)	maskable	0FFEEh	23
USCI_A0 or USCI_B0 Transmit	UCA0TXIFG, UCB0TXIFG (2)	maskable	0FFECh	22
ADC10	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18
		·	0FFE2h	17
			0FFE0h	16
(5)			0FFDEh	15
(6)			0FFDCh to 0FFC0h	14 to 0, lowest

A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address range.

A 0AA55h at this location disables the BSL completely.

⁽²⁾ Multiple source flags

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ This location is used as bootstrap loader security key (BSLSKEY).

A zero (0h) disables the erasure of the flash if an invalid password is supplied.

⁽⁶⁾ The interrupt vectors at addresses 0FFDCh to 0FFC0h are not used in this device and can be used for regular program code if necessary.



Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

rw	Bit can	be read	and written.
I VV	Dit Cari	De Teau	and withen.

rw-0, 1 Bit can be read and written. It is Reset or Set by PUC. rw-(0), (1) Bit can be read and written. It is Reset or Set by POR.

SFR bit is not present in device.

Table 7. Interrupt Enable 1

Address	7	6	5	4	3	2	1	0
00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval

timer mode.

OFIE Oscillator fault interrupt enable

NMIIE (Non)maskable interrupt enable

ACCVIE Flash access violation interrupt enable

Table 8. Interrupt Enable 2

Address	7	6	5	4	3	2	1	0
01h					UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
					rw-0	rw-0	rw-0	rw-0

UCA0RXIE USCI_A0 receive-interrupt enable
UCA0TXIE USCI_A0 transmit-interrupt enable
UCB0RXIE USCI_B0 receive-interrupt enable
UCB0TXIE USCI_B0 transmit-interrupt enable

Table 9. Interrupt Flag Register 1

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V_{CC} power up.

PORIFG Power-on reset interrupt flag. Set on V_{CC} power up.

NMIIFG Set via RST/NMI pin

Table 10. Interrupt Flag Register 2

Address	7	6	5	4	3	2	1	0
03h					UCB0TXIFG	UCB0RXIFG	UCA0TXIFG	UCA0RXIFG
					rw-1	rw-0	rw-1	rw-0
UCA0RXIFG	USCI A0 recei	ve interrupt flag						

UCA0RXIFG USCI_A0 receive interrupt flag
UCA0TXIFG USCI_A0 transmit interrupt flag
UCB0RXIFG USCI_B0 receive interrupt flag
UCB0TXIFG USCI_B0 transmit interrupt flag



Memory Organization

Table 11. Memory Organization

		MSP430G2444	MSP430G2544	MSP430G2744
Memory	Size	8KB Flash	16KB Flash	32KB Flash
Main: interrupt vector	Flash	0FFFFh-0FFC0h	0FFFFh-0FFC0h	0FFFFh-0FFC0h
Main: code memory	Flash	0FFFFh-0E000h	0FFFFh-0C000h	0FFFFh-08000h
Information memory	Size	256 Byte	256 Byte	256 Byte
	Flash	010FFh-01000h	010FFh-01000h	010FFh-01000h
Boot memory	Size	1KB	1KB	1KB
	ROM	0FFFh-0C00h	0FFFh-0C00h	0FFFh-0C00h
RAM	Size	512 Byte 03FFh-0200h	512 Byte 03FFh-0200h	1KB 05FFh-0200h
Peripherals	16-bit	01FFh-0100h	01FFh-0100h	01FFh-0100h
	8-bit	0FFh-010h	0FFh-010h	0FFh-010h
	8-bit SFR	0Fh-00h	0Fh-00h	0Fh-00h

Bootstrap Loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's Guide (SLAU319).

Table 12. BSL Function Pins

BSL FUNCTION	DA PACKAGE PINS	RHA PACKAGE PINS	YFF PACKAGE PINS
Data transmit	32 - P1.1	30 - P1.1	G3 - P1.1
Data receive	10 - P2.2	8 - P2.2	A5 - P2.2

Flash Memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n.
 Segments A to D are also called information memory.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
 can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
 required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high-frequency crystal, or the internal verylow-power LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

Table 13. DCO Calibration Data (Provided From Factory in Flash Information Memory Segment A)

-	_	=	
DCO FREQUENCY	CALIBRATION REGISTER	SIZE	ADDRESS
1 MHz	CALBC1_1MHZ	byte	010FFh
I IVIDZ	CALDCO_1MHZ	byte	010FEh
0.0411-	CALBC1_8MHZ	byte	010FDh
8 MHz	CALDCO_8MHZ	byte	010FCh
42 MH=	CALBC1_12MHZ	byte	010FBh
12 MHz	CALDCO_12MHZ	byte	010FAh
16 MHz	CALBC1_16MHZ	byte	010F9h
I O IVITZ	CALDCO_16MHZ	byte	010F8h

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are four 8-bit I/O ports implemented—ports P1, P2, P3, and P4:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all eight bits of port P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup or pulldown resistor.

Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



Timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 14. Timer_A3 Signal Connections

	INPUT PIN	NUMBER		DEVICE	MODULE	MODULE	MODULE		OUTPUT PIN NUMBER				
DA	N	RHA	YFF	INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	DA	N	RHA	YFF		
31 - P1.0	33 - P1.0	29 - P1.0	F2 - P1.0	TACLK	TACLK	Timer	NA						
				ACLK	ACLK								
				SMCLK	SMCLK								
9 - P2.1	11 - P2.1	7 - P2.1	B4 - P2.1	TAINCLK	INCLK								
32 - P1.1	34 - P1.1	30 - P1.1	G2 - P1.1	TA0	CCI0A	CCR0	TA0	32 - P1.1	34 - P1.1	30 - P1.1	G2 - P1.1		
10 - P2.2	12 - P2.2	8 - P2.2	A5 - P2.2	TA0	CCI0B			10 - P2.2	12 - P2.2	8 - P2.2	A5 - P2.2		
				V _{SS}	GND			36 - P1.5	38 - P1.5	34 - P1.5	E1 - P1.5		
				V _{CC}	V _{CC}								
33 - P1.2	35 - P1.2	31 - P1.2	E2 - P1.2	TA1	CCI1A	CCR1	TA1	33 - P1.2	35 - P1.2	31 - P1.2	E2 - P1.2		
29 - P2.3	31 - P2.3	27 - P2.3	F3 - P2.3	TA1	CCI1B			29 - P2.3	31 - P2.3	27 - P2.3	F3 - P2.3		
				V _{SS}	GND			37 - P1.6	39 - P1.6	35 - P1.6	E3 - P1.6		
				V _{CC}	V _{CC}								
34 - P1.3	36 - P1.3	32 - P1.3	G1 - P1.3	TA2	CCI2A	CCR2	TA2	34 - P1.3	36 - P1.3	32 - P1.3	G1 - P1.3		
				ACLK (internal)	CCI2B			30 - P2.4	32 - P2.4	28 - P2.4	G3 - P2.4		
				V _{SS}	GND			38 - P1.7	40 - P1.7	36 - P1.7	D2 - P1.7		
				V _{CC}	V _{CC}								



Timer_B3

Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 15. Timer_B3 Signal Connections

INPUT PIN NUMBER			DEVICE	MODULE	MODULE	MODULE		OUTPUT PIN NUMBER				
DA	N	RHA	YFF	INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	DA	N	RHA	YFF	
24 - P4.7	26 - P4.7	22 - P4.7	F5 - P4.7	TBCLK	TBCLK	Timer	NA					
				ACLK	ACLK							
				SMCLK	SMCLK							
24 - P4.7	26 - P4.7	22 - P4.7	F5 - P4.7	TBCLK	INCLK							
17 - P4.0	19 - P4.0	15 - P4.0	D6 - P4.0	TB0	CCI0A	CCR0	TB0	17 - P4.0	19 - P4.0	15 - P4.0	D6 - P4.0	
20 - P4.3	22 - P4.3	18 - P4.3	E7 - P4.3	TB0	CCI0B			20 - P4.3	22 - P4.3	18 - P4.3	E7 - P4.3	
				V_{SS}	GND							
				V _{CC}	V _{CC}							
18 - P4.1	21 - P4.1	16 - P4.1	D7 - P4.1	TB1	CCI1A	CCR1	TB1	18 - P4.1	20 - P4.1	16 - P4.1	D7 - P4.1	
21 - P4.4	23 - P4.4	19 - P4.4	F7 - P4.4	TB1	CCI1B			21 - P4.4	23 - P4.4	19 - P4.4	F7 - P4.4	
				V _{SS}	GND							
				V _{CC}	V _{CC}							
19 - P4.2	21 - P4.2	17 - P4.2	E6 - P4.2	TB2	CCI2A	CCR2	TB2	19 - P4.2	21 - P4.2	17 - P4.2	E6 - P4.2	
				ACLK (internal)	CCI2B			22 - P4.5	24 - P4.5	20 - P4.5	F6 - P4.5	
				V_{SS}	GND							
· ·				V _{CC}	V _{CC}							

Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI_B0 provides support for SPI (3 or 4 pin) and I2C.

ADC₁₀

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling allowing ADC samples to be converted and stored without any CPU intervention.



Peripheral File Map

Table 16. Peripherals With Word Access

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
ADC10	ADC data transfer start address	ADC10SA	1BCh
	ADC memory	ADC10MEM	1B4h
	ADC control register 1	ADC10CTL1	1B2h
	ADC control register 0	ADC10CTL0	1B0h
	ADC analog enable 0	ADC10AE0	04Ah
	ADC analog enable 1	ADC10AE1	04Bh
	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
Timer_B	Capture/compare register	TBCCR2	0196h
	Capture/compare register	TBCCR1	0194h
	Capture/compare register	TBCCR0	0192h
	Timer_B register	TBR	0190h
	Capture/compare control	TBCCTL2	0186h
	Capture/compare control	TBCCTL1	0184h
	Capture/compare control	TBCCTL0	0182h
	Timer_B control	TBCTL	0180h
	Timer_B interrupt vector	TBIV	011Eh
Timer_A	Capture/compare register	TACCR2	0176h
	Capture/compare register	TACCR1	0174h
	Capture/compare register	TACCR0	0172h
	Timer_A register	TAR	0170h
	Capture/compare control	TACCTL2	0166h
	Capture/compare control	TACCTL1	0164h
	Capture/compare control	TACCTL0	0162h
	Timer_A control	TACTL	0160h
	Timer_A interrupt vector	TAIV	012Eh
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h



Table 17. Peripherals With Byte Access

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
USCI_B0	USCI_B0 transmit buffer	UCB0TXBUF	06Fh
	USCI_B0 receive buffer	UCB0RXBUF	06Eh
	USCI_B0 status	UCB0STAT	06Dh
	USCI_B0 bit rate control 1	UCB0BR1	06Bh
	USCI_B0 bit rate control 0	UCB0BR0	06Ah
	USCI_B0 control 1	UCB0CTL1	069h
	USCI_B0 control 0	UCB0CTL0	068h
	USCI_B0 I2C slave address	UCB0SA	011Ah
	USCI_B0 I2C own address	UCB0OA	0118h
USCI_A0	USCI_A0 transmit buffer	UCA0TXBUF	067h
	USCI_A0 receive buffer	UCA0RXBUF	066h
	USCI_A0 status	UCA0STAT	065h
	USCI_A0 modulation control	UCA0MCTL	064h
	USCI A0 baud rate control 1	UCA0BR1	063h
	USCI_A0 baud rate control 0	UCA0BR0	062h
	USCI_A0 control 1	UCA0CTL1	061h
	USCI A0 control 0	UCA0CTL0	060h
	USCI A0 IrDA receive control	UCA0IRRCTL	05Fh
	USCI_A0 IrDA transmit control	UCA0IRTCTL	05Eh
	USCI_A0 auto baud rate control	UCA0ABCTL	05Dh
Basic Clock System+	Basic clock system control 3	BCSCTL3	053h
•	Basic clock system control 2	BCSCTL2	058h
	Basic clock system control 1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
Port P4	Port P4 resistor enable	P4REN	011h
	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 resistor enable	P3REN	010h
	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h



Table 17. Peripherals With Byte Access (continued)

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
Port P1	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Function	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h



Absolute Maximum Ratings(1)

Voltage applied at V _{CC} to V _{SS}	-0.3 V to 4.1 V		
Voltage applied to any pin (2)	-0.3 V to V _{CC} + 0.3 V		
Diode current at any device terminal	±2 mA		
Ctorogo tomporaturo T (3)	Unprogrammed device	-55°C to 150°C	
Storage temperature, T _{stg} ⁽³⁾	Programmed device	-55°C to 150°C	


- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions (1)(2)

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

				MIN	NOM MA	X	UNIT
V	Supply voltage	AV DV V	During program execution	1.8	;	3.6	V
V _{CC}	Supply voltage	$AV_{CC} = DV_{CC} = V_{CC}$	During program and erase flash memory	2.2	;	3.6	V
V_{SS}	Supply voltage	$AV_{SS} = DV_{SS} = V_{SS}$	$AV_{SS} = DV_{SS} = V_{SS}$				V
T_A	Operating free-air temperature			-40		35	°C
	Processor frequency	V _{CC} = 1.8 V, Duty cycle = 50% ±10%		dc	4.	15	
f _{SYSTEM}	(maximum MCLK frequency) (1)(2)	V _{CC} = 2.7 V, Duty cycle = 50% ±10%		dc		12	MHz
	(see Figure 1)	V _{CC} ≥ 3.3 V, Duty cycle = 50% ±10%		dc		16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Operating Area




Active Mode Supply Current (into $DV_{CC} + AV_{CC}$) Excluding External Current (1)(2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER TEST CONDITIONS		T _A	V _{CC}	MIN TYP	MAX	UNIT
	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$		2.2 V	270		
I _{AM,1MHz} Active mode (AM) current (1 MHz)	f _{ACLK} = 32768 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V	390	550	μΑ

Typical Characteristics - Active-Mode Supply Current (Into DV_{cc} + AV_{cc})






Figure 3.

All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.



Low-Power-Mode Supply Currents (Into V_{CC}) Excluding External Current (1)(2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
I _{LPM0,1MHz}	Low-power mode 0 (LPM0) current ⁽³⁾	$\begin{split} f_{MCLK} &= 0 \text{ MHz}, \\ f_{SMCLK} &= f_{DCO} = 1 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ BCSCTL1 &= CALBC1_1MHZ, \\ DCOCTL &= CALDCO_1MHZ, \\ CPUOFF &= 1, SCG0 = 0, \\ SCG1 &= 0, OSCOFF = 0 \end{split}$	25°C	2.2 V		75	90	μΑ
I _{LPM2}	Low-power mode 2 (LPM2) current ⁽⁴⁾	$\begin{split} &f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ &f_{DCO} = 1 \text{ MHz}, \\ &f_{ACLK} = 32768 \text{ Hz}, \\ &BCSCTL1 = CALBC1_1MHZ, \\ &DCOCTL = CALDCO_1MHZ, \\ &CPUOFF = 1, SCG0 = 0, \\ &SCG1 = 1, OSCOFF = 0 \end{split}$	25°C	2.2 V		22		μΑ
I _{LPM3,LFXT1}	Low-power mode 3 (LPM3) current ⁽⁴⁾	$\begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ CPUOFF &= 1, \text{ SCG0} = 1, \\ \text{SCG1} &= 1, \text{ OSCOFF} = 0 \end{split}$	25°C	2.2 V		1	2	μA
I _{LPM3,VLO}	Low-power mode 3 current, (LPM3) ⁽⁴⁾	$\begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} \text{ from internal LF oscillator} \\ \text{(VLO)}, \\ \text{CPUOFF} &= 1, \text{SCG0} = 1, \\ \text{SCG1} &= 1, \text{OSCOFF} = 0 \end{split}$	25°C	2.2 V		0.5	1	μΑ
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C			0.1	0.5	
I _{LPM4}	Low-power mode 4 (LPM4) current ⁽⁵⁾	f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V		1.5	3	μΑ

 ⁽¹⁾ All inputs are tied to 0 V or V_{CC}. Outputs do not source or sink any current.
 (2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Current for brownout and WDT clocked by SMCLK included.

Current for brownout and WDT clocked by ACLK included.

Current for brownout included.



Schmitt-Trigger Inputs (Ports P1, P2, P3, P4, and RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
.,	Desirius seine innut thursely ald unlines			0.45 V _{CC}		0.75 V _{CC}	
V _{IT+}	Positive-going input threshold voltage		3 V	1.35		2.25	V
.,	No setti o sette si se ut thusele elel velte se			0.25 V _{CC}		0.55 V _{CC}	
V _{IT-}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V _{hys}	Input voltage hysteresis (V _{IT+} - V _{IT-})		3 V	0.3		1	V
R _{Pull}	Pullup or pulldown resistor	For pullup: V _{IN} = V _{SS} , For pulldown: V _{IN} = V _{CC}	3 V	20	35	50	kΩ
Cı	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

Leakage Current, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	(1) (2)	3 V			±50	nA

- The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

Outputs, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH(max)} = -6 \text{ mA}^{(1)}$	3 V		V _{CC} - 0.3		٧
V _{OL}	Low-level output voltage	$I_{OL(max)} = 6 \text{ mA}^{(1)}$	3 V	,	V _{SS} + 0.3		V

The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop

Output Frequency, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
f _{Px.y}	Port output frequency (with load)	Px.y, $C_L = 20$ pF, $R_L = 1$ kΩ against $V_{CC}/2^{(1)(2)}$	3 V	12		MHz
f _{Port_CLK}	Clock output frequency	Px.y, C _L = 20 pF ⁽²⁾	3 V	16		MHz


- Alternatively, a resistive divider with two 2-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.


24





Typical Characteristics - Outputs

One output loaded at a time.











POR and BOR⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TY	P MAX	UNIT
V _{CC(start)}	See Figure 8	dV _{CC} /dt ≤ 3 V/s		0.7 V _{(B_l} -		V
V _(B_IT-)	See Figure 8 through Figure 10	dV _{CC} /dt ≤ 3 V/s		1.3	35	V
V _{hys(B_IT-)}	See Figure 8	dV _{CC} /dt ≤ 3 V/s		14	10	mV
t _{d(BOR)}	See Figure 8			200	00	μs
t _(reset)	Pulse duration needed at RST/NMI pin to accepted reset internally		2.2 V	2		μs

- The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + V_{hys(B_IT-)} is ≤ 1.8 V.
- (2) During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default DCO settings must not be changed until V_{CC} ≥ V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency.




Figure 8. POR and BOR vs Supply Voltage



Typical Characteristics - POR and BOR




Figure 9. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR or BOR Signal




Figure 10. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR or BOR Signal



DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	
V_{CC}	Supply voltage range	RSELx = 14		2.2		3.6	V
		RSELx = 15		3.0		3.6	
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	3 V	0.07		0.17	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, DCOx = 3, MODx = 0	3 V				MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	3 V				MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	3 V				MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	3 V				MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	3 V				MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	3 V	0.54		1.06	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	3 V		1.6		MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	3 V		2.3		MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	3 V		3.4		MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, $DCOx = 3$, $MODx = 0$	3 V		4.25		MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$, $MODx = 0$	3 V	4.30		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	3 V	6.00		9.60	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3 V	8.60		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)} / f_{DCO(RSEL,DCO)}$	3 V		1.35		ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)} / f_{DCO(RSEL,DCO)}$	3 V		1.08		ratio
	Duty cycle	Measured at SMCLK	3 V		50		%



Calibrated DCO Frequencies, Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
1-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	30°C	1.8 V to 3.6 V	-3	±2	+3	%
1-MHz tolerance overall	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-6	±3	+6	%
8-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
8-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	30°C	2.2 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance overall	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.2 V to 3.6 V	-6	±3	+6	%
12-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
12-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	30°C	2.7 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance overall	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.7 V to 3.6 V	-6	±3	+6	%
16-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
16-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	30°C	3.3 V to 3.6 V	-3	±2	+3	%
16-MHz tolerance overall	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	3.3 V to 3.6 V	-6	±3	+6	%

⁽¹⁾ This is the frequency change from the measured frequency at 30°C over temperature.




Wake-Up From Lower-Power Modes (LPM3, LPM4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
	IANAMETEN	1E31 CONDITIONS	▼ CC	IVIIIA	111 14167	Civil
t _{DCO,LPM3/4}	DCO clock wake-up time from LPM3 or LPM4 ⁽¹⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ	3 V		1.5	μs
t _{CPU,LPM3/4}	CPU wake-up time from LPM3 or LPM4 (2)				1 / f _{MCLK} + t _{Clock,LPM3/4}	

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3 or LPM4



⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.




DCO With External Resistor Rosc (1)


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		DCOR = 1,	2.2 V		1.8		
f _{DCO,ROSC}	DCO output frequency with R _{OSC}	RSELx = 4, DCOx = 3, MODx = 0, $T_A = 25$ °C	3 V		1.95		MHz
D _T	Temperature drift	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V, 3 V		±0.1		%/°C
D _V	Drift with V _{CC}	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V, 3 V		10		%/V


(1) R_{OSC} = 100 k Ω . Metal film resistor, type 0257, 0.6 W with 1% tolerance and T_K = ±50 ppm/°C.

Typical Characteristics - DCO With External Resistor Rosc











Crystal Oscillator LFXT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
Oscillation allowance for	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF			500		1.0
LF crystals	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			200		kΩ
	XTS = 0, $XCAPx = 0$			1		
Integrated effective load	XTS = 0, XCAPx = 1			5.5		"F
capacitance, LF mode (2)	XTS = 0, $XCAPx = 2$			8.5		pF
	XTS = 0, $XCAPx = 3$			11		
Duty cycle, LF mode	XTS = 0, Measured at P2.0/ACLK, f _{LFXT1,LF} = 32768 Hz	2.2 V	30	50	70	%
Oscillator fault frequency, LF mode ⁽³⁾	XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁴⁾	2.2 V	10		10000	Hz
	LFXT1 oscillator crystal frequency, LF mode 0, 1 LFXT1 oscillator logic level square wave input frequency, LF mode Oscillation allowance for LF crystals Integrated effective load capacitance, LF mode Oscillator fault frequency,	LFXT1 oscillator crystal frequency, LF mode 0, 1 LFXT1 oscillator logic level square wave input frequency, LF mode Oscillation allowance for LF crystals Integrated effective load capacitance, LF mode Duty cycle, LF mode XTS = 0, LFXT1Sx = 0, fLFXT1Sx = 0, fLFXT1,LF = 32768 Hz, CL,eff = 6 pF XTS = 0, LFXT1Sx = 0, fLFXT1Sx = 0, fLFXT1,LF = 32768 Hz, CL,eff = 12 pF XTS = 0, XCAPx = 0 XTS = 0, XCAPx = 1 XTS = 0, XCAPx = 2 XTS = 0, XCAPx = 3 XTS = 0, Measured at P2.0/ACLK, fLFXT1,LF = 32768 Hz Oscillator fault frequency, STS = 0, YCAPx = 0, LFXT1Sx = 3(4)	LFXT1 oscillator crystal frequency, LF mode 0, 1 LFXT1 oscillator logic level square wave input frequency, LF mode Oscillation allowance for LF crystals Integrated effective load capacitance, LF mode Duty cycle, LF mode XTS = 0, LFXT1Sx = 0, LFXT1Sx = 3 $XTS = 0$, LFXT1Sx = 0, $f_{LFXT1,LF} = 32768$ Hz, $f_{LFXT1,LF} = 32768$ Hz Duty cycle, LF mode Oscillator fault frequency, $f_{LFXT1,LF} = 32768$ Hz	LFXT1 oscillator crystal frequency, LF mode 0, 1 LFXT1 oscillator logic level square wave input frequency, LF mode Oscillation allowance for LF crystals Integrated effective load capacitance, LF mode Duty cycle, LF mode XTS = 0, LFXT1Sx = 0, fLFXT1Sx = 0, fLFXT1Sx = 0, FLFXT1Sx = 0, LFXT1Sx = 0, fLFXT1Sx = 0, CL,eff = 12 pF XTS = 0, XCAPx = 0 XTS = 0, XCAPx = 0 XTS = 0, XCAPx = 1 XTS = 0, XCAPx = 2 XTS = 0, XCAPx = 3 XTS = 0, Measured at P2.0/ACLK, fLFXT1Sx = 32768 Hz Oscillator fault frequency, STS = 0, YCAPx = 0, LFXT1Sx = 32(4) 2.2 V 30 Oscillator fault frequency, STS = 0, YCAPx = 0, LFXT1Sx = 3(4) 2.2 V 31 1.8 V to 3.6 V 1.8 V to 3.6 V 10000 1.8 V to 3.6 V 10000 2.8 V to 3.6 V 10000 2.9 V to 3.6 V to 3.6 V 10000 2.9 V to 3.6 V to 3.6 V 10000 2.9 V to 3.6 V to 3.6 V 10000 2.9 V to 3.6 V to 3.6 V 10000 2.9 V to 3.6 V to 3.6 V 10000 2.9 V to 3.6 V to 3.6 V to 3.6 V 10000 2.9 V to 3.6 V to 3.6 V to 3.6 V to 3.6 V 10000 2.9 V to 3.6	LFXT1 oscillator crystal frequency, LF mode 0, 1 LFXT1 oscillator logic level square wave input frequency, LF mode Oscillation allowance for LF crystals $ XTS = 0, XCAPx = 0, LFXT1Sx = 3 $ $ XTS = 0, XCAPx = 0, LFXT1Sx = 3 $ $ XTS = 0, LFXT1Sx = 0,$	LFXT1 oscillator crystal frequency, LF mode 0, 1 XTS = 0, LFXT1Sx = 0 or 1 1.8 V to 3.6 V 32768 LFXT1 oscillator logic level square wave input frequency, LF mode XTS = 0, XCAPx = 0, LFXT1Sx = 3 1.8 V to 3.6 V 10000 32768 50000 Oscillation allowance for LF crystals LF crystals XTS = 0, LFXT1Sx = 0, fLFXT1Sx = 0 200 Integrated effective load capacitance, LF mode (2) XTS = 0, XCAPx = 0 1 Duty cycle, LF mode XTS = 0, Measured at P2.0/ACLK, fLFXT1Sx = 3(4) 2.2 V 30 50 70 Oscillator fault frequency, VTS = 0, VCAPx = 0, LEXT1Sx = 3(4) 2.2 V 30 50 70

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the crystal that is used.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T _A	V _{cc}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	-40°C to 85°C	3 V	4	12	20	kHz
df _{VLO} /dT	VLO frequency temperature drift (1)	-40°C to 85°C	3 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift (2)	25°C	1.8 V to 3.6 V		4		%/V

(1) Calculated using the box method:

I version: [MAX(-40...85°C) - MIN(-40...85°C)]/MIN(-40...85°C)/[85°C - (-40°C)]

(2) Calculated using the box method: [MAX(1.8...3.6 V)] - MIN(1.8...3.6 V)]/MIN(1.8...3.6 V)/(3.6 V - 1.8 V)




Crystal Oscillator LFXT1, High-Frequency Mode⁽¹⁾


	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{LFXT1,HF0}	LFXT1 oscillator crystal frequency, HF mode 0	XTS = 1, LFXT1Sx = 0	1.8 V to 3.6 V	0.4		1	MHz
f _{LFXT1,HF1}	LFXT1 oscillator crystal frequency, HF mode 1	XTS = 1, LFXT1Sx = 1	1.8 V to 3.6 V	1		4	MHz
			1.8 V to 3.6 V	2		10	
f _{LFXT1,HF2}	LFXT1 oscillator crystal frequency, HF mode 2	XTS = 1, LFXT1Sx = 2	2.2 V to 3.6 V	2		12	MHz
	Til Mode 2		3 V to 3.6 V	2		16	Ÿ
			1.8 V to 3.6 V	0.4		10	
f _{LFXT1,HF,logic}	LFXT1 oscillator logic-level square- wave input frequency, HF mode	XTS = 1, LFXT1Sx = 3	2.2 V to 3.6 V	0.4		12	MHz
	wave input frequency, it is mode		3 V to 3.6 V	0.4		16	
	Oscillation allowance for HF crystals (see Figure 16 and Figure 17)	$ \begin{aligned} &XTS = 1, LFXT1Sx = 0, \\ &f_{LFXT1,HF} = 1 MHz, \\ &C_{L,eff} = 15 pF \end{aligned} $			2700		
OA_{HF}		XTS = 1, LFXT1Sx = 1, f _{LFXT1,HF} = 4 MHz, C _{L,eff} = 15 pF			800		Ω
		XTS = 1, LFXT1Sx = 2, f _{LFXT1,HF} = 16 MHz, C _{L,eff} = 15 pF			300		
$C_{L,\text{eff}}$	Integrated effective load capacitance, HF mode (2)	XTS = 1 ⁽³⁾			1		pF
	Duty cycle, HF mode	XTS = 1, Measured at P2.0/ACLK, f _{LFXT1,HF} = 10 MHz	2.2 V	40	50	60	%
		XTS = 1, Measured at P2.0/ACLK, f _{LFXT1,HF} = 16 MHz	2.2 V 40		50	60	70
f _{Fault.HF}	Oscillator fault frequency (4)	XTS = 1, LFXT1Sx = 3 ⁽⁵⁾	2.2 V	30		300	kHz

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed:
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (4) Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- (5) Measured with logic-level input frequency, but also applies to operation with crystals.



Typical Characteristics - LFXT1 Oscillator in HF Mode (XTS = 1)





Timer_A, Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{TA}	Timer_A clock frequency	SMCLK, Duty cycle = 50% ± 10%		f _{SYSTEM}		MHz	
t _{TA,cap}	Timer_A capture timing	TAx, TBx	3 V	20			ns

USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	The recommendation is approximately remained in the remaining most aim temperature (armost circumstance)								
	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT		
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz		
f _{max,BITCLK}	Maximum BITCLK clock frequency (equals baud rate in MBaud)		3 V	2			MHz		
t _T	UART receive deglitch time ⁽¹⁾		3 V	50	100	600	ns		

(1) The DCO wake-up time must be considered in LPM3/4 for baud rates above 1 MHz.



USCI (SPI Master Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 18 and Figure 19)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, duty cycle = 50% ± 10%				f_{SYSTEM}	MHz
t _{SU,MI}	SOMI input data setup time		3 V	75			ns
t _{HD,MI}	SOMI input data hold time		3 V	0			ns
t _{VALID,MO}	SIMO output data valid time	UCLK edge to SIMO valid,C _L = 20 pF	3 V			20	ns

 $(1) \quad f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq \max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}). \\ \text{For the slave's parameters } t_{SU,SI(Slave)} \text{ and } t_{VALID,SO(Slave)}, \text{ see the SPI parameters of the attached slave.}$




Figure 18. SPI Master Mode, CKPH = 0




Figure 19. SPI Master Mode, CKPH = 1



USCI (SPI Slave Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 20 and Figure 21)

`							
	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE low to clock		3 V		50		ns
t _{STE,LAG}	STE lag time, Last clock to STE high		3 V	10			ns
t _{STE,ACC}	STE access time, STE low to SOMI data out		3 V		50		ns
t _{STE,DIS}	STE disable time, STE high to SOMI high impedance		3 V		50		ns
t _{SU,SI}	SIMO input data setup time		3 V	15			ns
t _{HD,SI}	SIMO input data hold time		3 V	10			ns
t _{VALID,SO}	SOMI output data valid time	UCLK edge to SOMI valid, C _L = 20 pF	3 V		50	75	ns

(1) $f_{UCXCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)}).$ For the master's parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$ refer to the SPI parameters of the attached slave.




Figure 20. SPI Slave Mode, CKPH = 0




Figure 21. SPI Slave Mode, CKPH = 1



USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 22)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f_{SCL}	SCL clock frequency		3 V	0		400	kHz
	Hold time (repeated) CTART	f _{SCL} ≤ 100 kHz	2.1/				
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	3 V	0.6			μs
	Cathur times for a repeated CTART	f _{SCL} ≤ 100 kHz	2.1/	4.7			
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	3 V	0.6			μs
t _{HD,DAT}	Data hold time		3 V	0			ns
t _{SU,DAT}	Data setup time		3 V	250			ns
t _{SU,STO}	Setup time for STOP		3 V	4			μs
t _{SP}	Pulse duration of spikes suppressed by input filter		3 V	50	100	600	ns




Figure 22. I2C Mode Timing



10-Bit ADC, Power Supply and Input Range Conditions⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
V_{CC}	Analog supply voltage range	V _{SS} = 0 V			2.2		3.6	V
V _{Ax}	Analog input voltage range (2)	All Ax terminals, Analog inputs selected in ADC10AE register		3 V	0		V _{CC}	V
I _{ADC10}	ADC10 supply current ⁽³⁾	$\begin{split} &f_{ADC10CLK}=5 \text{ MHz,} \\ &ADC10ON=1, \text{ REFON}=0, \\ &ADC10SHT0=1, \\ &ADC10SHT1=0, \\ &ADC10DIV=0 \end{split}$	25°C	3 V		0.6		mA
	Reference supply current,	$\begin{aligned} &f_{ADC10CLK} = 5 \text{ MHz}, \\ &ADC10ON = 0, \text{ REF2_5V} = 0, \\ &REFON = 1, \text{ REFOUT} = 0 \end{aligned}$	25°C			0.25		^
I _{REF+}	Reference supply current, reference buffer disabled (4) reference buffer disabled (4) reference buffer disabled (4) f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0		0.25	mA				
I _{REFB,0}	Reference buffer supply current with ADC10SR = 0 ⁽⁴⁾	f _{ADC10CLK} = 5 MHz ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	25°C	3 V		1.1		mA
I _{REFB,1}	Reference buffer supply current with ADC10SR = 1 (4)	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	25°C	3 V		0.5		mA
Cı	Input capacitance	Only one terminal Ax selected at a time	25°C	3 V			27	pF
R _I	Input MUX ON resistance	$0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$	25°C	3 V		1000		Ω

The leakage current is defined in the leakage current table with Px.x/Ax parameter. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} .

The internal reference current is supplied via terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.



10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
\ /	Positive built-in reference	I _{VREF+} ≤ 1 mA, REF2_5V = 0		2.2			V
$V_{CC,REF+}$	analog supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1		2.9			V
\/	Positive built-in reference	$I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 0	3 V	1.41	1.5	1.59	V
V_{REF+}	voltage	$I_{VREF+} \le I_{VREF+} max$, REF2_5V = 1	3 V	2.35	2.5	2.65	V
I _{LD,VREF+}	Maximum VREF+ load current		3 V			±1	mA
	VREF+ load regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 0.75 V, REF2_5V = 0	3 V			±2	LSB
	VKEF+ IOau Tegulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 1.25 V, REF2_5V = 1	3 V			±2	L2B
	VREF+ load regulation response time	I_{VREF+} = 100 μA to 900 μA, $V_{Ax} \approx 0.5$ x V_{REF+} , Error of conversion result ≤1 LSB, ADC10SR = 0	3 V			400	ns
C _{VREF+}	Maximum capacitance at pin VREF+	I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1	3 V			100	pF
TC _{REF+}	Temperature coefficient ⁽¹⁾	I_{VREF+} = constant with 0 mA $\leq I_{VREF+} \leq$ 1 mA	3 V			±100	ppm/°C
t _{REFON}	Settling time of internal reference voltage	$I_{VREF+} = 0.5 \text{ mA}, REF2_5V = 0, REFON = 0 to 1$	3.6 V			30	μs
[‡] REFBURST	Settling time of reference buffer to 99.9% VREF	I _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0	3 V			2	μs

⁽¹⁾ Calculated using the box method: I temperature: (MAX(-40 to 85° C) – MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C – (-40° C))



10-Bit ADC, External Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP M	IAX	UNIT
	Positive external reference input voltage range (2)	V _{eREF+} > V _{eREF-} , SREF1 = 1, SREF0 = 0		1.4	,	V _{CC}	V
V _{eREF+}		$V_{\text{eREF-}} \le V_{\text{eREF+}} \le V_{\text{CC}} - 0.15 \text{ V},$ SREF1 = 1, SREF0 = 1 ⁽³⁾		1.4		3	V
V _{eREF} -	Negative external reference input voltage range ⁽⁴⁾	V _{eREF+} > V _{eREF-}		0		1.2	V
ΔV_{eREF}	Differential external reference input voltage range ΔVeREF = VeREF+ - VeREF-	V _{eREF+} > V _{eREF-} ⁽⁵⁾		1.4	,	V _{cc}	V
	Ctatic input aureant into VaDEE	$0 \text{ V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{CC}},$ SREF1 = 1, SREF0 = 0	3 V		±1		
I _{VeREF+}	Static input current into VeREF+	$0 \text{ V} \le \text{V}_{\text{eREF+}} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = 1 ⁽³⁾	3 V		0		μA
I _{VeREF-}	Static input current into VeREF-	0 V ≤ V _{eREF} -≤ V _{CC}	3 V		±1		μΑ

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, CI, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	V _{CC}	MIN	TYP MAX	UNIT
£	ADC10 input clock	For specified performance of	ADC10SR = 0	2.2 V, 3 V	0.45	6.3	MHz
TADC10CLK	frequency	ADC10 linearity parameters ADC10SR = 1		0.45	1.5	IVITZ	
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELx = f _{ADC10CLK} = f _{ADC10OSC}	0,	2.2 V, 3 V	3.7	6.3	MHz
	Conversion time	ADC10 built-in oscillator, ADC10S $f_{ADC10CLK} = f_{ADC10OSC}$	SELx = 0,	2.2 V, 3 V	2.06	3.5	
tCONVERT		$f_{ADC10CLK}$ from ACLK, MCLK or SMCLK, ADC10SSELx \neq 0			13 × ADC10DIVx × 1 / f _{ADC10CLK}		μs
t _{ADC10ON}	Turn on settling time of the ADC ⁽¹⁾					100	ns

(1) The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.



10-Bit ADC, Linearity Parameters (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
E _I	Integral linearity error	SREFx = 010	3 V			±1	LSB
E _D	Differential linearity error	SREFx = 010	3 V			±1	LSB
Eo	Offset error	Source impedance $R_S < 100 \Omega$, SREFx = 010	3 V			±1	LSB
E _G	Gain error	SREFx = 010	3 V		±1.1	±2	LSB
E _T	Total unadjusted error	SREFx = 010	3 V		±2	±6	LSB

⁽¹⁾ Using the integrated reference buffer (SREFx = 010) increases the gain, and offset and total unadjusted error.

10-Bit ADC, Temperature Sensor and Built-In V_{MID} (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{SENSOR}	Temperature sensor supply current ⁽¹⁾	REFON = 0, INCHx = 0Ah, $T_A = 25$ °C	3 V		60		μA
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah ⁽²⁾	3 V		3.55		mV/°C
t _{SENSOR(sample)}	Sample time required if channel 10 is selected (3)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	3 V	30			μs
I _{VMID}	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V			(3)	μA
V _{MID}	V _{CC} divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \approx 0.5 \times V_{CC}$	3 V		1.5		V
t _{VMID(sample)}	Sample time required if channel 11 is selected (4)	ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB	3 V	1220			ns

The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1), or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

The following formula can be used to calculate the temperature sensor output voltage: $V_{Sensor,typ} = TC_{Sensor} (273 + T [^{\circ}C]) + V_{Offset,sensor} [mV]$ or $V_{Sensor,typ} = TC_{Sensor} T [^{\circ}C] + V_{Sensor} (T_A = 0^{\circ}C) [mV]$ No additional current is needed. The V_{MID} is used during sampling.

⁽⁴⁾ The on time, t_{VMID(on)}, is included in the sampling time, t_{VMID(sample)}; no additional on time is needed.



Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC} (PGM/ERASE)	Program and erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V, 3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V, 3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V, 3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V, 3.6 V	20			ms
	Program and erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C		100			years
t _{Word}	Word or byte program time	(2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	(2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	(2)			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	(2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	(2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	(2)			4819		t _{FTG}

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word write, individual byte write, and block write modes.

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
$V_{(RAMh)}$	RAM retention supply voltage ⁽¹⁾	CPU halted	1.6	V

⁽¹⁾ This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

42

⁽²⁾ These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$).



JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾)	2.2 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time	2.2 V	15		100	μs
f _{TCK}	TCK input frequency ⁽²⁾	2.2 V	0		5	MHz
R _{Internal}	Internal pulldown resistance on TEST	2.2 V	25	60	90	kΩ

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C	2.5		V
V_{FB}	Voltage level on TEST for fuse blow		6	7	V
I _{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms

(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



PORT SCHEMATICS

Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger




Table 18. Port P1 (P1.0 to P1.3) Pin Functions

DINI NAME (D4)		FUNCTION	CONTROL B	ITS/SIGNALS
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x
		P1.0 ⁽¹⁾	I: 0; O: 1	0
P1.0/TACLK/ADC10CLK	0	Timer_A3.TACLK	0	1
		ADC10CLK	1	1
P1.1/TA0		P1.1 ⁽¹⁾ (I/O)	I: 0; O: 1	0
	1	Timer_A3.CCI0A	0	1
		Timer_A3.TA0	1	1
		P1.2 ⁽¹⁾ (I/O)	I: 0; O: 1	0
P1.2/TA1	2	Timer_A3.CCI1A	0	1
		Timer_A3.TA1	1	1
		P1.3 ⁽¹⁾ (I/O)	I: 0; O: 1	0
P1.3/TA2	3	Timer_A3.CCI2A	0	1
		Timer_A3.TA2	1	1

(1) Default after reset (PUC, POR)



Port P1 Pin Schematic: P1.4 to P1.6, Input/Output With Schmitt Trigger and In-System Access Features




Table 19. Port P1 (P1.4 to P1.6) Pin Functions

DIN NAME (D4 v)		FUNCTION	CONT	ROL BITS/SIGNA	ALS ⁽¹⁾
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	4-Wire JTAG
		P1.4 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P1.4/SMCLK/TCK	4	SMCLK	1	1	0
		TCK	Х	Х	1
		P1.5 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P1.5/TA0/TMS	5	Timer_A3.TA0	1	1	0
		TMS	X	X	1
		P1.6 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P1.6/TA1/TDI/TCLK	6	Timer_A3.TA1	1	1	0
		TDI/TCLK ⁽³⁾	Х	Х	1

¹⁾ X = Don't care

²⁾ Default after reset (PUC, POR)

⁽³⁾ Function controlled by JTAG

Port P1 Pin Schematic: P1.7, Input/Output With Schmitt Trigger and In-System Access Features




Table 20. Port P1 (P1.7) Pin Functions

DIN NAME (D4)		x FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾			
PIN NAME (P1.x)	X		P1DIR.x	P1SEL.x	4-Wire JTAG	
P1.7/TA2/TDO/TDI		P1.7 ⁽²⁾ (I/O)	I: 0; O: 1	0	0	
	7	Timer_A3.TA2	1	1	0	
		TDO/TDI ⁽³⁾	Х	Х	1	

- (1) X = Don't care
- (2) Default after reset (PUC, POR)
- (3) Function controlled by JTAG



Port P2 Pin Schematic: P2.0, P2.2, Input/Output With Schmitt Trigger




Table 21. Port P2 (P2.0, P2.2) Pin Functions

Din Name (D2 v)			FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾			
Pin Name (P2.x)	X	У		P2DIR.x	P2SEL.x	ADC10AE0.y	
			P2.0 ⁽²⁾ (I/O)	I: 0; O: 1	0	0	
P2.0/ACLK/A0	0	0	ACLK	1	1	0	
			A0 ⁽³⁾	Х	Х	1	
			P2.2 ⁽²⁾ (I/O)	I: 0; O: 1	0	0	
P2.2/TA0/A2	2	2	Timer_A3.CCI0B	0	1	0	
P2.2/TAU/A2	2	2	Timer_A3.TA0	1	1	0	
			A2 ⁽³⁾	X	X	1	

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE0.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P2 Pin Schematic: P2.1, Input/Output With Schmitt Trigger




Table 22. Port P2 (P2.1) Pin Functions

DIN NAME (D2 v)			FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P2.x)	X	У	FUNCTION	P2DIR.x	P2SEL.x	ADC10AE0.y
			P2.1 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P2.1/TAINCLK/		,	Timer_A3.INCLK	0	1	0
SMCLK/A1	1	1	SMCLK	1	1	0
			A1 ⁽³⁾	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE0.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P2 Pin Schematic: P2.3, Input/Output With Schmitt Trigger




Table 23. Port P2 (P2.3) Pin Functions

DINI NAME (DO v)	(P2.x) x		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P2.x)		у		P2DIR.x	P2SEL.x	ADC10AE0.y
			P2.3 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P2.3/TA1/A3/ VREF-	2	_	Timer_A3.CCI1B	0	1	0
/VeREF-	3	3	Timer_A3.TA1	1	1	0
			A3/V _{REF-} /V _{eREF-} ⁽³⁾	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE0.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P2 Pin Schematic: P2.4, Input/Output With Schmitt Trigger




Table 24. Port P2 (P2.4) Pin Functions

DINI NIAME (DO)	.,	ху	FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P2.x)	X		x y FUNCTION	P2DIR.x	P2SEL.x	ADC10AE0.y
			P2.4 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P2.4/TA2/A4/ VREF+/VeREF+	4	4	Timer_A3.TA2	1	1	0
VICEI TO VEICEI T			A4/VREF+/VeREF+ ⁽³⁾	Х	X	1

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE0.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P2 Pin Schematic: P2.5, Input/Output With Schmitt Trigger and External Rosc for DCO




Table 25. Port P2 (P2.5) Pin Functions

PIN NAME (P2.x)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾			
	X		P2DIR.x	P2SEL.x	DCOR	
		P2.5 ⁽²⁾ (I/O)	I: 0; O: 1	0	0	
D0 5/D	_	N/A ⁽³⁾	0	1	0	
P2.5/R _{OSC}	5	DV _{SS}	1	1	0	
		R _{OSC}	X	Х	1	

- (1) X = Don't care
- (2) Default after reset (PUC, POR)
- (3) N/A = Not available or not applicable



Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger and Crystal Oscillator Input




Table 26. Port P2 (P2.6) Pin Functions

DIN NAME (D2 v)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x	
DO OWAN)	P2.6 (I/O)	I: 0; O: 1	0	
P2.6/XIN	ь	XIN ⁽²⁾	Х	1	

⁽¹⁾ X = Don't care

(2) Default after reset (PUC, POR)



Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger and Crystal Oscillator Output




Table 27. Port P2 (P2.7) Pin Functions

DIN NAME (D2 v)	.,	FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x	
VOLIT/DO 7	7	P2.7 (I/O)	I: 0; O: 1	0	
XOUT/P2.7	/	XOUT ^{(2) (3)}	X	1	

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ If the pin XOUT/P2.7 is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.

Port P3 Pin Schematic: P3.0, Input/Output With Schmitt Trigger




Table 28. Port P3 (P3.0) Pin Functions

DIN NAME (D4 v)		у	FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P1.x)	X		y	FUNCTION	P3DIR.x	P3SEL.x
	0		P3.0 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P3.0/UCB0STE/ UCA0CLK/A5		5	UCB0STE/UCA0CLK(3) (4)	Х	1	0
UCAUCLR/A5			A5 ⁽⁵⁾	Х	Х	1

- (1) X = Don't care
- (2) Default after reset (PUC, POR)
- (3) The pin direction is controlled by the USCI module.
- (4) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI_B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (5) Setting the ADC10AE0.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P3 Pin Schematic: P3.1 to P3.5, Input/Output With Schmitt Trigger




Table 29. Port P3 (P3.1 to P3.5) Pin Functions

DINI NAME (D2 v)		FUNCTION	CONTROL BI	TS/SIGNALS ⁽¹⁾
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x
D0 4 // IOD00/MO // IOD00D A		P3.1 ⁽²⁾ (I/O)	I: 0; O: 1	0
P3.1/UCB0SIMO/UCB0SDA	1	UCB0SIMO/UCB0SDA(3)	X	1
P3.2/UCB0SOMI/UCB0SCL	0	P3.2 ⁽²⁾ (I/O)	l: 0; O: 1	0
	2	UCB0SOMI/UCB0SCL ⁽³⁾	Х	1
DO O/LICDOCLIV/LICACCTE	3	P3.3 ⁽²⁾ (I/O)	I: 0; O: 1	0
P3.3/UCB0CLK/UCA0STE	3	UCB0CLK/UCA0STE(3) (4)	X	1
D2 4/LICAOTYD/LICAOCIMO	4	P3.4 ⁽²⁾ (I/O)	l: 0; O: 1	0
P3.4/UCA0TXD/UCA0SIMO	4	UCA0TXD/UCA0SIMO(3)	X	1
D2 F/LICAODVD/LICAOCOMI	5	P3.5 ⁽²⁾ (I/O)	l: 0; O: 1	0
P3.5/UCA0RXD/UCA0SOMI	5	UCA0RXD/UCA0SOMI (3)	X	1

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ The pin direction is controlled by the USCI module.

⁽⁴⁾ UCBOCLK function takes precedence over UCAOSTE function. If the pin is required as UCBOCLK input or output, USCI_A0 is forced to 3-wire SPI mode even if 4-wire SPI mode is selected.

Port P3 Pin Schematic: P3.6 to P3.7, Input/Output With Schmitt Trigger




Table 30. Port P3 (P3.6, P3.7) Pin Functions

PIN NAME (P3.x) x			FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
	У	FUNCTION	P3DIR.x	P3SEL.x	ADC10AE0.y	
Do 2/42		•	P3.6 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P3.6/A6	6	6	A6/ ⁽³⁾	X	Х	1
D0 7/47	_	_	P3.7 ⁽²⁾ (I/O)	I: 0; O: 1	0	0
P3.7/A7	′	/	A7 ⁽³⁾	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE0.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P4 Pin Schematic: P4.0 to P4.2, Input/Output With Schmitt Trigger




Table 31. Port P4 (P4.0 to P4.2) Pin Functions

DIN NAME (D4 x)	x	FUNCTION	CONTROL B	TS/SIGNALS
PIN NAME (P4.x)		FUNCTION	P4DIR.x	P4SEL.x
		P4.0 ⁽¹⁾ (I/O)	I: 0; O: 1	0
P4.0/TB0	0	Timer_B3.CCI0A	0	1
		Timer_B3.TB0	1	1
		P4.1 ⁽¹⁾ (I/O)	I: 0; O: 1	0
P4.1/TB1	1	Timer_B3.CCI1A	0	1
		Timer_B3.TB1	1	1
		P4.2 ⁽¹⁾ (I/O)	I: 0; O: 1	0
P4.2/TB2	2	Timer_B3.CCI2A	0	1
		Timer_B3.TB2	1	1

(1) Default after reset (PUC, POR)



Port P4 Pin Schematic: P4.3 to P4.4, Input/Output With Schmitt Trigger




Table 32. Port P4 (P4.3 to P4.4) Pin Functions

DINI NAME (D4)			FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾				
PIN NAME (P4.x)	X	У	FUNCTION	P4DIR.x	P4SEL.x	ADC10AE1.y		
			P4.3 ⁽²⁾ (I/O)	I: 0; O: 1	0	0		
P4.3/TB0/A12	3	4	Timer_B3.CCI0B	0	1	0		
	3	4	Timer_B3.TB0	1	1	0		
			A12 ⁽³⁾	X	X	1		
P4.4/TB1/A13			P4.4 ⁽²⁾ (I/O)	I: 0; O: 1	0	0		
	4	5	Timer_B3.CCI1B	0	1	0		
	4	5	Timer_B3.TB1	1	1	0		
			A13 ⁽³⁾	Х	Х	1		

⁽¹⁾ X = Don't care

²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE1.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P4 Pin Schematic: P4.5, Input/Output With Schmitt Trigger




Table 33. Port P4 (P4.5) Pin Functions

DIN NAME (D4 v)			FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾					
PIN NAME (P4.x)	X	У	FUNCTION	P4DIR.x	P4SEL.x	ADC10AE1.y			
P4.5/TB3/A14			P4.5 ⁽²⁾ (I/O)	I: 0; O: 1	0	0			
	5	6	Timer_B3.TB2	1	1	0			
			A14 ⁽³⁾	Х	Х	1			

¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE1.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

Port P4 Pin Schematic: P4.6, Input/Output With Schmitt Trigger




Table 34. Port P4 (P4.6) Pin Functions

DIN NAME (D4 v)			FUNCTION	CONT	CONTROL BITS/SIGNALS ⁽¹⁾			
PIN NAME (P4.x)	х	У	FUNCTION	P4DIR.x	P4SEL.x	ADC10AE1.y		
P4.6/TBOUTH/A15	6		P4.6 ⁽²⁾ (I/O)	I: 0; O: 1	0	0		
		_	TBOUTH	0	1	0		
		′	DV _{SS}	1	1	0		
			A15 ⁽³⁾	Х	Х	1		

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC, POR)

⁽³⁾ Setting the ADC10AE1.y bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P4 Pin Schematic: P4.7, Input/Output With Schmitt Trigger




Table 35. Port P4 (Pr.7) Pin Functions

DINI NAME (D4 v)	v	FUNCTION	CONTROL BITS/SIGNALS		
PIN NAME (P4.x)	X	FUNCTION	P4DIR.x	P4SEL.x	
P4.7/TBCLK	7	P4.7 ⁽¹⁾ (I/O)	I: 0; O: 1	0	
		Timer_B3.TBCLK	0	1	
		DV_SS	1	1	

(1) Default after reset (PUC, POR)



JTAG Fuse Check Mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is again taken low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current flows only when the fuse check mode is active and the TMS pin is in a low state (see Figure 23). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).





Figure 23. Fuse Check Mode Current

NOTE

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the Bootstrap Loader section for more information.

Submit Documentation Feedback





www.ti.com

REVISION HISTORY

Literature Number	Summary
SLAS892	Production Data release
SLAS892A	Wake-Up From Lower-Power Modes (LPM3, LPM4), Removed MAX value from t _{DCO,LPM3/4} .





18-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
MSP430G2444IDA38	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		M430G2444	Samples
MSP430G2444IDA38R	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		M430G2444	Samples
MSP430G2444IRHA40R	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		M430 G2444	Samples
MSP430G2444IRHA40T	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		M430 G2444	Samples
MSP430G2444IYFFR	ACTIVE	DSBGA	YFF	49	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430G2444	Samples
MSP430G2444IYFFT	ACTIVE	DSBGA	YFF	49	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430G2444	Samples
MSP430G2544IDA38	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		M430G2544	Samples
MSP430G2544IDA38R	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		M430G2544	Samples
MSP430G2544IRHA40R	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		M430 G2544	Samples
MSP430G2544IRHA40T	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		M430 G2544	Samples
MSP430G2544IYFFR	ACTIVE	DSBGA	YFF	49	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430G2544	Samples
MSP430G2544IYFFT	ACTIVE	DSBGA	YFF	49	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430G2544	Samples
MSP430G2744IDA38	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		M430G2744	Samples
MSP430G2744IDA38R	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		M430G2744	Samples
MSP430G2744IRHA40R	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		M430 G2744	Samples
MSP430G2744IRHA40T	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		M430 G2744	Samples
MSP430G2744IYFFR	ACTIVE	DSBGA	YFF	49	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430G2744	Samples



PACKAGE OPTION ADDENDUM

18-Apr-2013

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
MSP430G2744IYFFT	ACTIVE	DSBGA	YFF	49	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430G2744	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES: A. All linear dimensions are in millimeters

B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



DA (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

38 PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- ⚠ Falls within JEDEC MO−153, except 30 pin body length.



DA (R-PDSO-G38)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Contact the board fabrication site for recommended soldermask tolerances.



YFF (R-XBGA-N49)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>