

# 4-Mbit (512 K × 8) Static RAM

### **Features**

- Pin- and function-compatible with CY7C1049B
- High speed  $\Box$   $t_{AA} = 10 \text{ ns}$
- Low active power  $\square$  I<sub>CC</sub> = 90 mA at 10 ns
- Low CMOS Standby power  $\square$  I<sub>SB2</sub> = 10 mA
- 2.0 V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 36-Pin (400-Mil) Molded SOJ package

## **Functional Description**

The CY7C1049D [1] is a high-performance CMOS static RAM organized as 512K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through  $A_{18}$ ).


Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049D is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary)

The CY7C1049D is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

## **Logic Block Diagram**



1. For guidelines on SRAM system design, refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.




## Contents

Pin Configuration	3
Selection Guide	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	11
Package Diagram	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	



# **Pin Configuration**



## **Selection Guide**

Description	-10	Unit
Maximum access time	10	ns
Maximum operating current	90	mA
Maximum CMOS standby current	10	mA



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65°C to +150°C Ambient Temperature with Supply Voltage on V<sub>CC</sub> to Relative GND <sup>[2]</sup>......–0.5 V to +6.0 V DC Voltage Applied to Outputs in High Z State  $^{[2]}$ .....-0.5 V to V $_{\rm CC}$  + 0.5 V

DC Input Voltage<sup>[2]</sup> ......–0.5 V to  $V_{CC}$  + 0.5 V Static Discharge Voltage (per MIL-STD-883, Method 3015) .....>2001 V Latch-Up Current ......>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	4.5 V–5.5 V

### **Electrical Characteristics**

Over the Operating Range

D	Description Test Conditions		-10		l lmi4	
Parameter	Description	rest Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min	$I_{OH} = -4.0 \text{ mA}$	2.4	_	V
		V <sub>CC</sub> = Max	$I_{OH} = -0.1 \text{mA}$	-	3.4 <sup>[3]</sup>	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 r	mA	-	0.4	V
V <sub>IH</sub> <sup>[2]</sup>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub> [2]	Input LOW Voltage <sup>[2]</sup>			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	GND < V <sub>I</sub> < V <sub>CC</sub>		<b>–</b> 1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	GND < V <sub>OUT</sub> < V <sub>CC</sub> , C	Output Disabled	<b>–</b> 1	+1	μА
I <sub>CC</sub>	VCC Operating Supply Current	V <sub>CC</sub> = Max.,	100 MHz	_	90	mA
		$f = f_{MAX} = 1/t_{RC}$		_		
			83 MHz	_	80	mA
				_		
			66 MHz	_	70	mA
				_		
			40 MHz	_	60	mA
				_		
I <sub>SB1</sub>	Automatic CE Power-Down Current – TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \text{CE} > \text{V}_{\text{IH}}, \text{V}_{\text{IN}} > \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} < \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$		_	20	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current – CMOS Inputs	Max. $V_{CC}$ , CE > $V_{CC}$ = 0.3 V, $V_{IN}$ > $V_{CC}$ = 0.3 V, or $V_{IN}$ < 0.3 V, f = 0		-	10	mA

### Notes

Document Number: 38-05474 Rev. \*F

Minimum voltage is -2.0 V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
 Please note that the maximum VOH limit doesnot exceed minimum CMOS V<sub>IH</sub> of 3.5V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



## Capacitance


Parameter [4]	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	I/O capacitance	V <sub>CC</sub> = 5.0 V	8	pF


### **Thermal Resistance**


Parameter [4]	Description	Test Conditions	SOJ Package	Unit
$\Theta_{JA}$	Thermal resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.91	°C/W
ΘJC	Thermal resistance (Junction to Case)		36.73	°C/W


## **AC Test Loads and Waveforms**

Figure 1. AC Test Loads and Waveforms [5]









### Note

 <sup>4.</sup> Tested initially and after any design or process changes that may affect these parameters.
 5. AC characteristics (except High-Z) for 10-ns parts are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c)




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[6]</sup>	Min.	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2.0	_	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$	_	10	mA
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	_	ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		t <sub>RC</sub>	_	ns

## **Data Retention Waveform**

Figure 2. Data Retention Waveform



- 6. No input may exceed V<sub>CC</sub> + 0.5 V.
  7. Tested initially and after any design or process changes that may affect these parameters.
  8. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.



## **Switching Characteristics**

Over the Operating Range

Parameter [9]	Description	-	10	11!4
Parameter 191	Description	Min.	Max.	Unit
Read Cycle		1		
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[10]</sup>	100	_	μS
t <sub>RC</sub>	Read Cycle Time	10	_	ns
t <sub>AA</sub>	Address to Data Valid	_	10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	-	ns
t <sub>ACE</sub>	CE LOW to Data Valid	_	10	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	5	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[12]</sup>	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11, 12]</sup>	_	5	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[12]</sup>	3	-	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[11, 12]</sup>	_	5	ns
t <sub>PU</sub>	CE LOW to Power-Up	0	_	ns
t <sub>PD</sub>	CE HIGH to Power-Down	_	10	ns
Write Cycle <sup>[13, 14</sup>	4			
t <sub>WC</sub>	Write Cycle Time	10	_	ns
t <sub>SCE</sub>	CE LOW to Write End	7	-	ns
t <sub>AW</sub>	Address Set-Up to Write End	7	-	ns
t <sub>HA</sub>	Address Hold from Write End	0	-	ns
t <sub>SA</sub>	Address Set-Up to Write Start	0	-	ns
t <sub>PWE</sub> WE Pulse Width		7	_	ns
t <sub>SD</sub> Data Set-Up to Write End		6	-	ns
t <sub>HD</sub> Data Hold from Write End		0	-	ns
t <sub>LZWE</sub> WE HIGH to Low Z <sup>[12]</sup>		3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[11, 12]</sup>	_	5	ns

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>QL</sub>/I<sub>QH</sub> and 30-pF load capacitance.

and 30-pr-load capacitance.

10. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.

11. t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.

12. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

13. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

14. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 3. Read Cycle No. 1 [15, 16]





Figure 4. Read Cycle No. 2 (OE Controlled) [16, 17]



<sup>15. &</sup>lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>. 16. <u>WE</u> is HIGH for read cycle.

<sup>17.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



# **Switching Waveforms**(continued)

Figure 5. Write Cycle No. 1 (CE Controlled) [18, 19]





Figure 6. Write Cycle No. 2 (WE Controlled, OE HIGH During Write) [18, 19]



### Notes

<sup>18.</sup> Da<u>ta</u> I/O is high impedance if  $\overline{\text{OE}} = \underline{\text{V}}_{\text{IH}}$ .

19. If  $\overline{\text{CE}}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

20. During this period the I/Os are in the output state and input signals should not be applied.



# **Switching Waveforms**(continued)




Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW) [21]



## **Truth Table**


CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	X	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
ſ	10	CY7C1049D-10VXI	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	Industrial

Please contact your local Cypress sales representative for availability of these parts.


## **Ordering Code Definitions**





# **Package Diagram**

Figure 8. 36-pin SOJ V 36.4 (Molded) Package Outline, 51-85090



51-85090 \*F



# Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
SOJ	Small Outline J-Lead
VFBGA	Very Fine-Pitch Ball Grid Array

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mV	millivolt			
mW	milliwatt			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY7C1049D, 4-Mbit (512 K × 8) Static RAM Document Number: 38-05474					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	201560	SWI	See ECN	Advance Datasheet for C9 IPP	
*A	233729	RKF	See ECN	1.AC, DC parameters are modified as per EROS(Spec # 01-2165)     2.Pb-free offering in the 'ordering information'	
*B	351096	PCI	See ECN	Changed from Advance to Preliminary Removed 17, 20 ns Speed bin Added footnote # 4 Redefined $I_{CC}$ values for Com'l and Ind'l temperature ranges $I_{CC}$ (Com'l): Changed from 67 and 54 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively $I_{CC}$ (Ind'l): Changed from 80, 67 and 54 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively Added $V_{IH(max)}$ spec in Note# 2 Modified Note# 10 on $t_R$ Changed $t_{SCE}$ from 8 to 7 ns for 10 ns speed bin Changed reference voltage level for measurement of Hi-Z parameters from $\pm 500$ mV to $\pm 200$ mV Added Truth Table on page# 6 Removed L-Version Added 10 ns parts in the Ordering Information Table Added Lead-Free Product Information Shaded Ordering Information Table	
*C	446328	NXR	See ECN	Converted from Preliminary to Final Removed -12 and -15 speed bins Removed Commercial Operating Range product information Changed Maximum Rating for supply voltage from 7 V to 6 V Updated Thermal Resistance table Changed t <sub>HZWE</sub> from 6 ns to 5 ns Updated footnote #7 on High-Z parameter measurement Replaced Package Name column with Package Diagram in the Ordering Information table	
*D	3109184	AJU	12/13/2010	Added Ordering Code Definitions. Updated Package Diagram.	
*E	3235742	PRAS	04/20/2011	Updated template. Added Acronyms and Units of measure.	
*F	4040855	MEMJ	06/26/2013	Updated Functional Description.  Updated Electrical Characteristics: Added one more Test Condition "V <sub>CC</sub> = Max, I <sub>OH</sub> = -0.1mA" for V <sub>OH</sub> parameter and added maximum value corresponding to that Test Condition. Added Note 3 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition "V <sub>CC</sub> = Max, I <sub>OH</sub> = -0.1mA".  Updated Package Diagram: spec 51-85090 – Changed revision from *E to *F.	



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.