

### FEATURES

#### Low offset voltage and offset voltage drift

B Grade at 25  $\mu\text{V}$  and 0.25  $\mu\text{V}/^\circ\text{C}$

A Grade as low as 50  $\mu\text{V}$  and 0.55  $\mu\text{V}/^\circ\text{C}$

Offset voltage maximum specified at  $T_A = 25^\circ\text{C}$

Drift maximum specified from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$

#### MSL1 rated

Low input bias current: 1 nA maximum

Low voltage noise density: 7 nV/ $\sqrt{\text{Hz}}$  typical

CMRR, PSRR, and  $A_V > 120$  dB minimum

Low supply current: 400  $\mu\text{A}$  per amplifier typical

Wide gain bandwidth product: 3.9 MHz

Dual-supply operation:  $\pm 2.5$  V to  $\pm 15$  V

Unity-gain stable

No phase reversal

### APPLICATIONS

Process control front-end amplifiers

Wireless base station control circuits

Optical network control circuits

Instrumentation

Sensors and controls: thermocouples, RTDs, strain bridges, and shunt current measurements

Precision filters

### GENERAL DESCRIPTION

The ADA4077-2 dual and ADA4077-4 quad amplifiers feature extremely low offset voltage and drift and low input bias current, noise, and power consumption. Outputs are stable with capacitive loads of more than 1000 pF with no external compensation.

Applications for this amplifier include sensor signal conditioning (such as thermocouples, RTDs, strain gauges), process control front-end amplifiers, and precision diode power measurement in optical and wireless transmission systems. The ADA4077-2 and ADA4077-4 are useful in line powered and portable instrumentation, precision filters, and voltage or current measurement and level setting.

Unlike amplifiers by some competitors, the ADA4077-2 and ADA4077-4 have a MSL1 rating that is compliant with the most stringent of assembly processes, and they are specified over the extended industrial temperature range from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  for the most demanding operating environments. The ADA4077-2 is available in an 8-lead SOIC package, including the B Grade, and an 8-lead MSOP package (A Grade only). The ADA4077-4 is offered in a 14-lead TSSOP package and a 14-lead SOIC package.

### PIN CONNECTION DIAGRAMS




Figure 1. ADA4077-2, 8-Lead MSOP and 8-Lead SOIC




Figure 2. ADA4077-4, 14-Lead TSSOP and 14-Lead SOIC




Figure 3. Offset Voltage Distribution

Table 1. Evolution of Precision Devices by Generation

Op Amp	First	Second	Third	Fourth	Fifth	Sixth
Single	OP07	OP77	OP177	OP1177	AD8677	
Dual				OP2177		ADA4077-2
Quad				OP4177		ADA4077-4

Rev. A

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Features .....	1	Pin Configurations and Function Descriptions .....	7
Applications .....	1	Typical Performance Characteristics .....	9
Pin Connection Diagrams .....	1	Theory of Operation .....	19
General Description .....	1	Applications Information .....	20
Revision History .....	2	Output Phase Reversal.....	20
Specifications.....	3	Low Power Linearized RTD.....	20
Electrical Characteristics, $\pm 5$ V .....	3	Proper Board Layout.....	20
Electrical Characteristics, $\pm 15$ V .....	4	Packaging and Ordering Information .....	21
Absolute Maximum Ratings .....	6	Outline Dimensions .....	21
Thermal Resistance .....	6	Ordering Guide .....	23
ESD Caution.....	6		

**REVISION HISTORY**

**10/13—Rev. 0 to Rev. A**

Added ADA4077-4.....	Universal
Changes to Features, General Description, and Figure 1 .....	1
Deleted Figure 2; Renumbered Sequentially.....	1
Inserted Figure 2 .....	1
Changes to Table 2.....	3
Changes to Table 3.....	4
Changes to Table 4.....	6
Inserted Figure 6, Figure 7, and Table 7; Renumbered Sequentially .....	8
Changes to Typical Performance Characteristics Section.....	9
Changes to Figure 65.....	20
Updated Outline Dimensions .....	21
Changes to Ordering Guide .....	23

**10/12—Revision 0: Initial Version**

## SPECIFICATIONS

ELECTRICAL CHARACTERISTICS,  $\pm 5$  V

$V_{SY} = \pm 5.0$  V,  $V_{CM} = 0$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage (B Grade, 8-Lead SOIC)	$V_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		10	25	$\mu\text{V}$
Offset Voltage Drift (B Grade, 8-Lead SOIC)	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.25	$\mu\text{V}/^\circ\text{C}$
Offset Voltage (A Grade) 8-Lead SOIC and 14-Lead SOIC	$V_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		15	50	$\mu\text{V}$
8-Lead MSOP		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		50	90	$\mu\text{V}$
14-Lead TSSOP		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		15	120	$\mu\text{V}$
Offset Voltage Drift (A Grade) 8-Lead SOIC	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			220	$\mu\text{V}/^\circ\text{C}$
8-Lead MSOP and 14-Lead TSSOP		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.25	0.55	$\mu\text{V}/^\circ\text{C}$
14-Lead SOIC				0.5	1.2	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_B$		-1	-0.4	+1	nA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1.5		+1.5	nA
Input Offset Current	$I_{OS}$		-0.5	+0.1	+0.5	nA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1.0		+1.0	nA
Input Voltage Range Common-Mode Rejection Ratio	CMRR	$V_{CM} = -3.8$ V to +3 V $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-3.8	140	+3	V dB
			122			dB
Large Signal Voltage Gain	$A_V$	$R_L = 2$ k $\Omega$ , $V_O = -3.0$ V to +3.0 V $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	121	130		dB
			120			dB
Input Capacitance	$C_{INCM}$	Common mode		5		pF
Input Resistance	$R_{IN}$	Common mode		70		$\text{G}\Omega$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1$ mA $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.1			V
			4			V
Output Voltage Low	$V_{OL}$	$I_L = 1$ mA $-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-3.5	V
					-3.2	V
Output Current	$I_{OUT}$	$V_{DROPOUT} < 1.6$ V		$\pm 10$		mA
Short-Circuit Current	$I_{SC}$	$T_A = 25^\circ\text{C}$		22		mA
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1$ kHz, $A = +1$		0.05		$\Omega$
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5$ V to $\pm 18$ V $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	123	128		dB
			120			dB
Supply Current per Amplifier	$I_{SY}$	$V_O = 0$ V $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		400	450	$\mu\text{A}$
					650	$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 2$ k $\Omega$		1.2		V/ $\mu\text{s}$
Settling Time to 0.1%	$t_s$	$V_{IN} = 1$ V step, $R_L = 2$ k $\Omega$ , $A = -1$		3		$\mu\text{s}$
Gain Bandwidth Product	GBP	$V_{IN} = 10$ mV p-p, $R_L = 2$ k $\Omega$ , $A_V = +100$		3.9		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 10$ mV p-p, $R_L = 2$ k $\Omega$ , $A_V = +1$		3.9		MHz
-3 dB Closed-Loop Bandwidth	-3 dB	$A_V = +1$ , $V_{IN} = 10$ mV p-p, $R_L = 2$ k $\Omega$		5.9		MHz
Phase Margin	$\Phi_M$	$V_{IN} = 10$ mV p-p, $R_L = 2$ k $\Omega$ , $A_V = +1$		55		Degrees
Total Harmonic Distortion Plus Noise	THD + N	$V_{IN} = 1$ V rms, $A = +1$ , $R_L = 2$ k $\Omega$ , $f = 1$ kHz		0.004		%

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_n$ p-p	0.1 Hz to 10 Hz		0.25		$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1 \text{ Hz}$		13		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100 \text{ Hz}$		7		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1000 \text{ Hz}$		6.9		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1 \text{ kHz}$		0.2		$\text{pA}/\sqrt{\text{Hz}}$
<b>MULTIPLE AMPLIFIERS CHANNEL SEPARATION</b>						
	$C_s$	$f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$		-125		dB

**ELECTRICAL CHARACTERISTICS,  $\pm 15 \text{ V}$**

$V_{SY} = \pm 15 \text{ V}, V_{CM} = 0 \text{ V}, T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 3.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage (B Grade, 8-Lead SOIC)	$V_{os}$			10	35	$\mu\text{V}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			65	$\mu\text{V}$
Offset Voltage Drift (B Grade, 8-Lead SOIC)	$\Delta V_{os}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.25	$\mu\text{V}/^\circ\text{C}$
Offset Voltage (A Grade)	$V_{os}$					
8-Lead SOIC and 14-Lead SOIC		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		15	50	$\mu\text{V}$
					105	$\mu\text{V}$
8-Lead MSOP		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		50	90	$\mu\text{V}$
					220	$\mu\text{V}$
14-Lead TSSOP		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		15	120	$\mu\text{V}$
					220	$\mu\text{V}$
Offset Voltage Drift (A Grade)	$\Delta V_{os}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$				
8-Lead SOIC		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	0.55	$\mu\text{V}/^\circ\text{C}$
8-Lead MSOP and 14-Lead TSSOP				0.5	1.2	$\mu\text{V}/^\circ\text{C}$
14-Lead SOIC				0.4	0.75	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_B$		-1	-0.4	+1	nA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1.5		+1.5	nA
Input Offset Current	$I_{os}$		-0.5	+0.1	+0.5	nA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1.0		+1.0	nA
Input Voltage Range			-13.8		+13	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -13.8 \text{ V to } +13 \text{ V}$	132	150		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	130			dB
Large Signal Voltage Gain						
8-Lead SOIC and 8-Lead MSOP	$A_V$	$R_L = 2 \text{ k}\Omega, V_O = -13.0 \text{ V to } +13.0 \text{ V}$	125	130		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120			dB
14-Lead TSSOP and 14-Lead SOIC	$A_V$	$R_L = 2 \text{ k}\Omega, V_O = -13.0 \text{ V to } +13.0 \text{ V}$	122	130		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120			dB
Input Capacitance	$C_{INDM}$	Differential mode		3		pF
	$C_{INCM}$	Common mode		5		pF
Input Resistance	$R_{IN}$	Common mode		100		G $\Omega$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1 \text{ mA}$	14.1			V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	14			V
Output Voltage Low	$V_{OL}$	$I_L = 1 \text{ mA}$			-13.5	V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-13.2	V
Output Current	$I_{OUT}$	$V_{DROPOUT} < 1.2 \text{ V}$		$\pm 10$		mA
Short-Circuit Current	$I_{SC}$	$T_A = 25^\circ\text{C}$		22		mA
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1 \text{ kHz}, A = +1$		0.05		$\Omega$

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5\text{ V to } \pm 18\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	123	128		dB
Supply Current per Amplifier	$I_{SY}$	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120	400	500 650	dB $\mu\text{A}$ $\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		1.2		$\text{V}/\mu\text{s}$
Settling Time to 0.01%	$t_s$	$V_{IN} = 10\text{ V p-p}, R_L = 2\text{ k}\Omega, A = -1$		16		$\mu\text{s}$
Settling Time to 0.1%	$t_s$	$V_{IN} = 10\text{ V p-p}, R_L = 2\text{ k}\Omega, A = -1$		10		$\mu\text{s}$
Gain Bandwidth Product	GBP	$V_{IN} = 10\text{ mV p-p}, R_L = 2\text{ k}\Omega, A_V = +100$		3.6		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 10\text{ mV p-p}, R_L = 2\text{ k}\Omega, A_V = +1$		3.9		MHz
-3 dB Closed-Loop Bandwidth	-3 dB	$A_V = +1, V_{IN} = 10\text{ mV p-p}, R_L = 2\text{ k}\Omega$		5.5		MHz
Phase Margin	$\Phi_M$	$V_{IN} = 10\text{ mV p-p}, R_L = 2\text{ k}\Omega, A_V = +1$		58		Degrees
Total Harmonic Distortion Plus Noise	THD + N	$V_{IN} = 1\text{ V rms}, A = +1, R_L = 2\text{ k}\Omega,$ $f = 1\text{ kHz}$		0.004		%
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_n$ p-p	0.1 Hz to 10 Hz		0.25		$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1\text{ Hz}$		13		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$		7		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1000\text{ Hz}$		6.9		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1\text{ kHz}$		0.2		$\text{pA}/\sqrt{\text{Hz}}$
MULTIPLE AMPLIFIERS CHANNEL SEPARATION	$C_s$	$f = 1\text{ kHz}, R_L = 10\text{ k}\Omega$		-125		dB

**ABSOLUTE MAXIMUM RATINGS**

Table 4.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	$\pm V_{SY}$
Input Current <sup>1</sup>	$\pm 10$ mA
Differential Input Voltage	$\pm V_{SY}$
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature, Soldering (10 sec)	300°C
ESD Human Body Model <sup>2</sup>	6 kV
Field Induced Charge Device Model (FICDM) <sup>3</sup>	1.25 kV

<sup>1</sup> The input pins have clamp diodes to the power supply pins and to each other. Limit the input current to 10 mA or less whenever input signals exceed the power supply rail by 0.3 V.

<sup>2</sup> ESDA/JEDEC JS-001-2011 applicable standard.

<sup>3</sup> JESD22-C101 (ESD FICDM standard of JEDEC) applicable standard.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**THERMAL RESISTANCE**

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
8-Lead MSOP	190	44	°C/W
8-Lead SOIC	158	43	°C/W
14-Lead TSSOP	240	43	°C/W
14-Lead SOIC	115	36	°C/W

**ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.**

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADA4077-2 Pin Configuration, 8-Lead MSOP




Figure 5. ADA4077-2 Pin Configuration, 8-Lead SOIC

Table 6. ADA4077-2 Pin Function Descriptions, 8-Lead MSOP and 8-Lead SOIC

Pin No.	Mnemonic	Description
1	OUT A	Output, Channel A
2	-IN A	Inverting Input, Channel A
3	+IN A	Noninverting Input, Channel A
4	V-	Negative Supply Voltage
5	+IN B	Noninverting Input, Channel B
6	-IN B	Inverting Input, Channel B
7	OUT B	Output, Channel B
8	V+	Positive Supply Voltage




Figure 6. ADA4077-4 Pin Configuration, 14-Lead TSSOP




Figure 7. ADA4077-4 Pin Configuration, 14-Lead SOIC

Table 7. ADA4077-4 Pin Function Descriptions, 14-Lead TSSOP and 14-Lead SOIC

Pin No.	Mnemonic	Description
1	OUT A	Output Channel A
2	-IN A	Negative Input Channel A
3	+IN A	Positive Input Channel A
4	V+	Positive Supply Voltage
5	+IN B	Positive Input Channel B
6	-IN B	Negative Input Channel B
7	OUT B	Output Channel B
8	OUT C	Output Channel C
9	-IN C	Negative Input Channel C
10	+IN C	Positive Input Channel C
11	V-	Negative Supply Voltage
12	+IN D	Positive Input Channel D
13	-IN D	Negative Input Channel D
14	OUT D	Output Channel D



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. ADA4077-2 Offset Voltage ( $V_{OS}$ ) Distribution,  $V_{SY} = \pm 5V$




Figure 11. ADA4077-2 Offset Voltage ( $V_{OS}$ ) Distribution,  $V_{SY} = \pm 15V$




Figure 9. ADA4077-2 Offset Voltage ( $V_{OS}$ ) Distribution,  $V_{SY} = \pm 5V$




Figure 12. ADA4077-2 Offset Voltage ( $V_{OS}$ ) Distribution,  $V_{SY} = \pm 15V$




Figure 10. Offset Voltage ( $V_{OS}$ ) vs. Temperature,  $V_{SY} = \pm 5V$




Figure 13. Offset Voltage ( $V_{OS}$ ) vs. Temperature,  $V_{SY} = \pm 15V$




Figure 14.  $TCV_{OS}$  (TSSOP and MSOP, A Grade)

10238-130




Figure 17.  $TCV_{OS}$  (SOIC, A Grade)

10238-008




Figure 15. Offset Voltage ( $V_{OS}$ ) vs. Voltage Supplies ( $V_{SY}$ )

10238-134




Figure 18.  $TCV_{OS}$  (SOIC, B Grade)

10238-308




Figure 16. Offset Voltage ( $V_{OS}$ ) vs. Common-Mode Voltage ( $V_{CM}$ )

10238-112




Figure 19.  $I_{SY}$  vs.  $V_{SY}$

10238-218




Figure 20. Output Voltage Swing vs. Temperature,  $V_{SY} = \pm 5 V$




Figure 23. Output Voltage Swing vs. Temperature,  $V_{SY} = \pm 15 V$




Figure 21. Input Bias Current,  $V_{SY} = \pm 5 V$




Figure 24. Input Bias Current,  $V_{SY} = \pm 15 V$




Figure 22. Input Bias Current ( $I_b$ ) vs. Temperature,  $V_{SY} = \pm 5 V$




Figure 25. Input Bias Current ( $I_b$ ) vs. Temperature,  $V_{SY} = \pm 15 V$




Figure 26. Output Dropout Voltage vs. Sink Current,  $V_{SY} = \pm 5 V$




Figure 29. Output Dropout Voltage vs. Sink Current,  $V_{SY} = \pm 15 V$




Figure 27. Output Dropout Voltage vs. Source Current,  $V_{SY} = \pm 5 V$




Figure 30. Output Dropout Voltage vs. Source Current,  $V_{SY} = \pm 15 V$




Figure 28. Open-Loop Gain and Phase vs. Frequency,  $V_{SY} = \pm 5 V$




Figure 31. Open-Loop Gain and Phase vs. Frequency,  $V_{SY} = \pm 15 V$




Figure 32. PSRR vs. Temperature

10238-035




Figure 35. CMRR vs. Frequency

10238-029




Figure 33. PSRR vs. Frequency,  $V_{SY} = \pm 5V$

10238-034




Figure 36. PSRR vs. Frequency,  $V_{SY} = \pm 15V$

10238-037




Figure 34. CMRR vs. Temperature,  $V_{SY} = \pm 5V$

10238-030




Figure 37. CMRR vs. Temperature,  $V_{SY} = \pm 15V$

10238-033




Figure 38. Closed-Loop Gain vs. Frequency,  $V_{SY} = \pm 5\text{ V}$

10238-028




Figure 41. Closed-Loop Gain vs. Frequency,  $V_{SY} = \pm 15\text{ V}$

10238-031




Figure 39. Output Impedance ( $Z_{OUT}$ ) vs. Frequency,  $V_{SY} = \pm 5\text{ V}$

10238-036




Figure 42. Output Impedance ( $Z_{OUT}$ ) vs. Frequency,  $V_{SY} = \pm 15\text{ V}$

10238-039




Figure 40. Large Signal Transient Response,  $V_{SY} = \pm 5\text{ V}$

10238-040




Figure 43. Large Signal Transient Response,  $V_{SY} = \pm 15\text{ V}$

10238-043




Figure 44. Small Signal Transient Response,  $V_{SY} = \pm 5 V$




Figure 47. Small Signal Transient Response,  $V_{SY} = \pm 15 V$




Figure 45. Positive Overload Recovery,  $V_{SY} = \pm 5 V$




Figure 48. Positive Overload Recovery,  $V_{SY} = \pm 15 V$




Figure 46. Negative Overload Recovery,  $V_{SY} = \pm 5 V$




Figure 49. Negative Overload Recovery,  $V_{SY} = \pm 15 V$




Figure 50. Small Signal Overshoot vs. Load Capacitance,  $V_{SY} = \pm 5 V$




Figure 53. Small Signal Overshoot vs. Load Capacitance,  $V_{SY} = \pm 15 V$




Figure 51. Positive 0.1% Settling Time,  $V_{SY} = \pm 5 V$




Figure 54. Positive 0.1% Settling Time,  $V_{SY} = \pm 15 V$




Figure 52. Negative 0.1% Settling Time,  $V_{SY} = \pm 5 V$




Figure 55. Negative 0.1% Settling Time,  $V_{SY} = \pm 15 V$






Figure 56. Voltage Noise Density vs. Frequency




Figure 59. Voltage Noise Corner vs. Frequency,  $V_{SY} = \pm 15\text{ V}$  and  $V_{SY} = \pm 5\text{ V}$




Figure 57. THD + N vs. Frequency,  $V_{SY} = \pm 5\text{ V}$




Figure 60. THD + N vs. Frequency,  $V_{SY} = \pm 15\text{ V}$




Figure 58. 0.1 Hz to 10 Hz Noise,  $V_{SY} = \pm 5\text{ V}$




Figure 61. 0.1 Hz to 10 Hz Noise,  $V_{SY} = \pm 15\text{ V}$




Figure 62. Input Bias Current ( $I_B$ ) vs. Common-Mode Voltage ( $V_{CM}$ )




Figure 63. Channel Separation,  $V_{SY} = \pm 15 V$

## THEORY OF OPERATION

The [ADA4077-2](#) and [ADA4077-4](#) are the sixth generation of the Analog Devices, Inc., industry-standard [OP07](#) amplifier family. The [ADA4077-2](#) and [ADA4077-4](#) are high precision, low noise operational amplifiers with a combination of extremely low offset voltage and very low input bias currents. Unlike JFET amplifiers, the low bias and offset currents are relatively insensitive to ambient temperatures, even up to 125°C.

The Analog Devices proprietary process technology and linear design expertise have produced a high voltage amplifier with superior performance to the [OP07](#), [OP77](#), [OP177](#), and [OP1177](#) in tiny, 8-lead SOIC and 8-lead MSOP packages ([ADA4077-2](#)) and 14-lead TSSOP and 14-lead SOIC packages ([ADA4077-4](#)). Despite its small size, the [ADA4077-2](#) and [ADA4077-4](#) offer numerous improvements, including low wideband noise, wide bandwidth, lower offset and offset drift, lower input bias current, and complete freedom from phase inversion.

The [ADA4077-2](#) and [ADA4077-4](#) have a specified operating temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  with a MSL1 rating, which is as wide as any similar device in a plastic surface-mount package. This is increasingly important as PCB and overall system sizes continue to shrink, causing internal system temperatures to rise.

In the [ADA4077-2](#) and the [ADA4077-4](#), the power consumption is reduced by a factor of four from the [OP177](#), and bandwidth and slew rate have both increased by a factor of six. The low power dissipation and very stable performance vs. temperature also act to reduce warm-up drift errors to insignificant levels.

Inputs are protected internally from overvoltage conditions referenced to either supply rail. Like any high performance amplifier, maximum performance is achieved by following appropriate circuit and PCB guidelines.

## APPLICATIONS INFORMATION

### OUTPUT PHASE REVERSAL

Phase reversal is defined as a change of polarity in the amplifier transfer function. Many operational amplifiers exhibit phase reversal when the voltage applied to the input is greater than the maximum common-mode voltage. In some instances, this can cause permanent damage to the amplifier. In feedback loops, it can result in system lockups or equipment damage. The [ADA4077-2](#) and the [ADA4077-4](#) are immune to phase reversal problems even at input voltages beyond the supplies.




Figure 64. No Phase Reversal

### LOW POWER LINEARIZED RTD

A common application for a single element varying bridge is an RTD thermometer amplifier, as shown in Figure 65. The excitation is delivered to the bridge by a 2.5 V reference applied at the top of the bridge.

RTDs can have a thermal resistance as high as 0.5°C to 0.8°C per mW. To minimize errors due to resistor drift, the current through each leg of the bridge must be kept low. In this circuit, the amplifier supply current flows through the bridge. However, at a maximum supply current of 500  $\mu$ A for the [ADA4077-2](#), the RTD dissipates less than 0.1 mW of power, even at the highest resistance. Errors due to power dissipation in the bridge are kept under 0.1°C.

Calibration of the bridge is made at the minimum value of the temperature to be measured by adjusting RP until the output is zero.

To calibrate the output span, set the full-scale and linearity potentiometers to midpoint and apply a 500°C temperature to the sensor or substitute the equivalent 500°C RTD resistance.

Adjust the full-scale potentiometer for a 5 V output. Finally, apply 250°C or the equivalent RTD resistance and adjust the linearity potentiometer for 2.5 V output. The circuit achieves better than  $\pm 0.5^\circ\text{C}$  accuracy after adjustment.




Figure 65. Low Power Linearized RTD Circuit

### PROPER BOARD LAYOUT

The [ADA4077-2](#) and [ADA4077-4](#) are high precision devices. To ensure optimum performance at the PCB level, care must be taken in the design of the board layout.

To avoid leakage currents, maintain a clean and moisture-free board surface. Coating the surface creates a barrier to moisture accumulation and helps reduce parasitic resistance on the board.


Keeping supply traces short and properly bypassing the power supplies minimizes power supply disturbances caused by output current variation, such as when driving an ac signal into a heavy load. Connect bypass capacitors as closely as possible to the device supply pins. Stray capacitances are a concern at the outputs and the inputs of the amplifier. It is recommended that signal traces be kept at least 5 mm from supply lines to minimize coupling.

A variation in temperature across the PCB can cause a mismatch in the Seebeck voltages at solder joints and other points where dissimilar metals are in contact, resulting in thermal voltage errors. To minimize these thermocouple effects, orient resistors so heat sources warm both ends equally. Input signal paths should contain matching numbers and types of components, where possible, to match the number and type of thermocouple junctions. For example, dummy components such as zero value resistors can be used to match real resistors in the opposite input path. Place matching components in close proximity to each other and orient them in the same manner. Ensure that leads are of equal length so that thermal conduction is in equilibrium. Keep heat sources on the PCB as far away from amplifier input circuitry as is practical.

The use of a ground plane is highly recommended. A ground plane reduces EMI noise and helps to maintain a constant temperature across the circuit board.

# PACKAGING AND ORDERING INFORMATION

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 66. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters

10-07-2009-B




COMPLIANT TO JEDEC STANDARDS MS-012-AA  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 67. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)


012407-A



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 68. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AB  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 69. 14-Lead Standard Small Outline Package [SOIC\_N]

Narrow Body

(R-14)

Dimensions shown in millimeters and (inches)

**ORDERING GUIDE**

<b>Model<sup>1</sup></b>	<b>Temperature Range</b>	<b>Package Description</b>	<b>Package Option</b>	<b>Branding</b>
ADA4077-2ARMZ	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A2X
ADA4077-2ARMZ-R7	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A2X
ADA4077-2ARMZ-RL	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A2X
ADA4077-2ARZ	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4077-2ARZ-R7	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4077-2ARZ-RL	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4077-2BRZ	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4077-2BRZ-R7	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4077-2BRZ-RL	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4077-4ARUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14	
ADA4077-4ARUZ-R7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14	
ADA4077-4ARUZ-RL	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14	
ADA4077-4ARZ	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14	
ADA4077-4ARZ-R7	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14	
ADA4077-4ARZ-RL	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14	

<sup>1</sup>Z = RoHS Compliant Part.

NOTES