

LM98714 Three Channel, 16-Bit, 45 MSPS Digital Copier Analog Front End with Integrated CCD/CIS Sensor Timing Generator and LVDS Output

Check for Samples: LM98714

FEATURES

- LVDS/CMOS Outputs
- LVDS/CMOS Pixel Rate Input Clock or ADC Input Clock
- CDS or S/H Processing for CCD or CIS Sensors
- Independent Gain/Offset Correction for Each Channel
- **Digital Black Level Correction Loop for Each** Channel
- **Programmable Input Clamp Voltage**
- Flexible CCD/CIS Sensor Timing Generator

APPLICATIONS

- **Multi-Function Peripherals**
- **Facsimile Equipment**
- Flatbed or Handheld Color Scanners
- **High-Speed Document Scanner**

KEY SPECIFICATIONS

- Maximum Input Level 1.2 or 2.4 Volt Modes - (Both with + or - Polarity Option)
- ADC Resolution 16-Bit
- ADC Sampling Rate 45 MSPS
- INL +/- 23 LSB (typ)
- Channel Sampling Rate 15/22.5/30 MSPS
- PGA Gain Steps 256 Steps
- PGA Gain Range 0.7 to 7.84x
- Analog DAC Resolution +/-9 Bits
- Analog DAC Range +/-300mV or +/-600mV
- Digital DAC Resolution +/-6 Bits
- Digital DAC Range -1024 LSB to + 1008 LSB
- SNR -74dB (@0dB PGA Gain)
- Power Dissipation 505mW (LVDS) 610mW • (CMOS)
- Operating Temp 0 to 70°C
- Supply Voltage 3.3V Nominal (3.0V to 3.6V • Range)

A۵.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.


DESCRIPTION

The LM98714 is a fully integrated, high performance 16-Bit, 45 MSPS signal processing solution for digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative architecture utilizing Correlated Double Sampling (CDS), typically employed with CCD arrays, or Sample and Hold (S/H) inputs (for Contact Image Sensors and CMOS image sensors). The signal paths utilize 8 bit Programmable Gain Amplifiers (PGA), a +/-9-Bit offset correction DAC and independently controlled Digital Black Level correction loops for each input. The PGA and offset DAC are programmed independently allowing unique values of gain and offset for each of the three inputs. The signals are then routed to a 45MHz high performance analog-todigital converter (ADC). The fully differential processing channel shows exceptional noise immunity, having a very low noise floor of -74dB. The 16-bit ADC has excellent dynamic performance making the LM98714 transparent in the image reproduction chain.



www.ti.com

System Block Diagram





SNAS254-OCTOBER 2006

LM98714 Overall Chip Block Diagram




Figure 1. Chip Block Diagram



48

47

46

45

44

43

42

41

40

39

38

CLK4

Vc

DGND

CLK5

CLK6

CLK7

CLK8

CLK9

V_D dgnd

CLKOUT/CLK10

www.ti.com

LM98714 Pin Out Diagram CLK3 1 CLK2 2 CLK1 3 SH 4 RESET 5 SH_R 6 SDIO 7 SCLK 8 9 SEN AGND 10 VA 11 VREFB 12 48 Pin TSSOP (not to scale) VREFT 13





Figure 2. LM98714 Pin Out Diagram

4



www.ti.com

Typical Application Diagram





Pin Descriptions

Pin	Name	I/O ⁽¹⁾	Тур	Res	Description
1	CLK3	0	D	PU	Configurable sensor control output.
2	CLK2	0	D	PD	Configurable sensor control output.
3	CLK1	0	D	PU	Configurable sensor control output.
4	SH	0	D	PD	Sensor - Shift or transfer control signal for CCD and CIS sensors.
5	RESET	I	D	PU	Active-low master reset. NC when function not being used.
6	SH_R	I	D	PD	External request for an SH pulse.
7	SDIO	I/O	D		Serial Interface Data Input
8	SCLK	I	D	PD	Serial Interface shift register clock.
9	SEN	I	D	PU	Active-low chip enable for the Serial Interface.
10	AGND		Р		Analog ground return.
11	V _A		Р		Analog power supply. Bypass voltage source with 4.7µF and pin with 0.1µF to AGND.
12	VREFB	0	А		Bottom of ADC reference. Bypass with a 0.1µF capacitor to ground.
13	VREFT	0	А		Top of ADC reference. Bypass with a 0.1µF capacitor to ground.
14	V _A		Р		Analog power supply. Bypass voltage source with 4.7µF and pin with 0.1µF to AGND.
15	AGND		Р		Analog ground return.
16	VCLP	Ю	A		Input Clamp Voltage. Normally bypassed with a 0.1μ F, and a 4.7μ F capacitor to AGND. An external reference voltage may be applied to this pin.

(1) (I=Input), (O=Output), (IO=Bi-directional), (P=Power), (D=Digital), (A=Analog), (PU=Pull Up with an internal resistor), (PD=Pull Down with an internal resistor.).

Copyright © 2006, Texas Instruments Incorporated

www.ti.com

ÈXAS NSTRUMENTS

Pin Descriptions (continued)

Pin	Name	I/O ⁽¹⁾	Тур	Res	Description
17	V _A		Р		Analog power supply. Bypass voltage source with 4.7µF and pin with 0.1µF to AGND.
18	AGND		Р		Analog ground return.
19	OS _R	I	А		Analog input signal. Typically sensor Red output AC-coupled thru a capacitor.
20	AGND		Р		Analog ground return.
21	OS _G	I	А		Analog input signal. Typically sensor Green output AC-coupled thru a capacitor.
22	AGND		Р		Analog ground return.
23	OS _B	I	А		Analog input signal. Typically sensor Blue output AC-coupled thru a capacitor.
24	AGND		Р		Analog ground return.
25	DGND		Р		Digital ground return.
26	V _R		Р		Power supply input for internal voltage reference generator. Bypass this supply pin with a 0.1μ F capacitor.
27	DVB	0	Р		Digital Core Voltage bypass. Not an input. Bypass with 0.1µF capacitor to DGND.
28	INCLK+	I	D		Clock Input. Non-Inverting input for LVDS clocks or CMOS clock input. CMOS clock is selected when pin 29 is held at DGND, otherwise clock is configured for LVDS operation.
29	INCLK-	I	D		Clock Input. Inverting input for LVDS clocks, connect to DGND for CMOS clock.
30	DOUT7/	0	D		Bit 7 of the digital video output bus in CMOS Mode, LVDS Frame Clock+ in LVDS Mode.
	TXCLK+				
31	DOUT6/	0	D		Bit 6 of the digital video output bus in CMOS Mode, LVDS Frame Clock- in LVDS Mode.
	TXCLK-				
32	DOUT5/	0	D		Bit 5 of the digital video output bus in CMOS Mode, LVDS Data Out2+ in LVDS Mode.
	TXOUT2+				
33	DOUT4/	0	D		Bit 4 of the digital video output bus in CMOS Mode, LVDS Data Out2- in LVDS Mode.
	TXOUT2-				
34	DOUT3/	0	D		Bit 3 of the digital video output bus in CMOS Mode, LVDS Data Out1+ in LVDS Mode.
	TXOUT1+				
35	DOUT2/	0	D		Bit 2 of the digital video output bus in CMOS Mode, LVDS Data Out1- in LVDS Mode.
	TXOUT1-				
36	DOUT1/	0	D		Bit 1 of the digital video output bus in CMOS Mode, LVDS Data Out0+ in LVDS Mode.
	TXOUT0+				
37	DOUT0/	0	D		Bit 0 of the digital video output bus in CMOS Mode, LVDS Data Out0- in LVDS Mode.
	TXOUT0-				
38	DGND		Р		Digital ground return.
39	V _D		Р		Power supply for the digital circuits. Bypass this supply pin with 0.1μ F capacitor. A single 4.7μ F capacitor should be used between the supply and the VD, VR and VC pins.
40	CLKOUT/ CLK10	0	D	PD	Output clock for registering output data when using CMOS outputs, or configurable sensor control output.
41	CLK9	0	D	PD	Configurable sensor control output.
42	CLK8	0	D	PD	Configurable sensor control output.
43	CLK7	0	D	PD	Configurable sensor control output.
44	CLK6	0	D	PU	Configurable sensor control output.
45	CLK5	0	D	PD	Configurable sensor control output.
46	DGND		Р		Digital ground return.
47	V _C		Р		Power supply for the sensor control outputs. Bypass this supply pin with 0.1µF capacitor.
48	CLK4	0	D	PD	Configurable sensor control output.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNAS254-OCTOBER 2006

Absolute Maximum Ratings (1)(2)(3)

Supply Voltage (VA,VR,VD,V	(C)	4.2V				
Voltage on Any Input Pin (Not to exceed 4.2V)						
Voltage on Any Output Pin (except DVB and not to exce	Voltage on Any Output Pin (except DVB and not to exceed 4.2V)					
DVB Output Pin Voltage	2.0V					
Input Current at any pin othe	±25 mA					
Package Input Current (exce	±50 mA					
Maximum Junction Temperat	ure (TA)	150°C				
Thermal Resistance (θ_{JA})		66°C/W				
Package Dissipation at T _A =	25°C ⁽⁵⁾	1.89W				
ESD Rating (6)	Human Body Model	2500V				
	Machine Model	250V				
Storage Temperature	-65°C to +150°C					
Soldering process must com	ply with TI's Reflow Temperature Profile specifications. Refer to	www.ti.com/packaging. ⁽⁷⁾				

must comply with It's Reflow Temperature Profile specifications. Refe

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the Operating Ratings is not recommended.

- All voltages are measured with respect to AGND = DGND = 0V, unless otherwise specified. (2)
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- When the input voltage (V_{IN}) at any pin exceeds the power supplies (V_{IN} < GND or V_{IN} > V_A or V_D), the current at that pin should be (4)limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25 mA to two.
- The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, 0JA and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.
- Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω. (6)
- (7) Reflow temperature profiles are different for lead-free and non-lead-free packages.

Operating Ratings (1)(2)

Operating Temperature Range	0°C ≤ T _A ≤ +70°C
All Supply Voltage	+3.0V to +3.6V

- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for (1)which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the Operating Ratings is not recommended.
- All voltages are measured with respect to AGND = DGND = 0V, unless otherwise specified. (2)




SNAS254-OCTOBER 2006

Electrical Characteristics

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified. Boldface limits apply for T_A = T_{MIN} to T_{MAX}; all other limits T_A = 25°C.⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур ⁽²⁾	Max	Units
CMOS Digit	al Input DC Specifications (RESETb, S	6H_R, SCLK, SENb)				
VIH	Logical "1" Input Voltage		2.0			V
V _{IL}	Logical "0" Input Voltage				0.8	V
I _{IH}	Logical "1" Input Current	V _{IH} = VD				
		RESET		235		nA
		SH_R, SCLK		70		μA
		SEN		130		nA
IIL	Logical "0" Input Current	VIL = DGND				
		RESET		70		μA
		SH_R, SCLK		235		nA
		SEN		70		μA
MOS Digit	al Output DC Specifications (SH, CLK	1 to CLK10, CMOS Data Outputs)				
V _{OH}	Logical "1" Output Voltage	I _{OUT} = -0.5mA	2.95			V
V _{OL}	Logical "0" Output Voltage	I _{OUT} = 1.6mA			0.25	V
I _{OS}	Output Short Circuit Current	V _{OUT} = DGND		16		mA
		V _{OUT} = VD		-20		
I _{OZ}	CMOS Output TRI-STATE Current	V _{OUT} = DGND		20		nA
		$V_{OUT} = VD$		-25		
MOS Digit	al Input/Output DC Specifications (SD	IO)				
I _{IH}	Logical "1" Input Current	V _{IH} = VD		90		nA
IIL	Logical "0" Input Current	V _{IL} = DGND		90		nA
VDS/CMOS	Clock Receiver DC Specifications (IN	NCLK+ and INCLK- Pins)				
V _{IHL}	Differential LVDS Clock High Threshold Voltage	R _L = 100W V _{CM} (LVDS Input Common Mode Voltage)= 1.25V			100	mV
V _{ILL}	Differential LVDS Clock Low Threshold Voltage		-100			mV
V _{IHC}	CMOS Clock High Threshold Voltage	INCLK- = DGND	2.0			V
V _{ILC}	CMOS Clock Low Threshold Voltage				0.8	V
I _{IHL}	CMOS Clock Input High Current				280	μA
I _{ILC}	CMOS Clock Input Low Current				-150	μA
VDS Outpu	t DC Specifications					
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$	180	328	450	mV
V _{OS}	LVDS Output Offset Voltage		1.17	1.23	1.3	V

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the supply rails will not damage the device, provided the current is limited per Absolute Maximum Ratings, Note 4. However, input errors will be generated If the input goes above VA and below AGND. VA



(2) Typical figures are at $T_A = 25^{\circ}$ C, and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.



Electrical Characteristics (continued)

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified. Boldface limits apply for T_A = T_{MIN} to T_{MAX}; all other limits T_A = 25°C.⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур ⁽²⁾	Max	Units
I _{OS}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		7.9		mA
ower Supp	ly Specifications					
IA	VA Analog Supply Current	VA Normal State	60	97	125	mA
		VA Low Power State (Powerdown)	12	23	32	mA
IR	VR Digital Supply Current	VR Normal State (LVDS Outputs)	30	64	75	mA
		CMOS Output Data Format	15	47	55	mA
		LVDS Output Data Format with Data Outputs Disabled		47		mA
ID	VD Digital Output Driver Supply	LVDS Output Data Format		0.05		mA
	Current	CMOS Output Data Format (ATE Loading of CMOS Outputs > 50pF)	12		40	mA
IC	VC CCD Timing Generator Output Driver Supply Current	Typical sensor outputs: SH, CLK1=Φ1A, CLK2=Φ2A, CLK3=ΦB, CLK4=ΦC, CLK5=RS, CLK6=CP (ATE Loading of CMOS Outputs > 50pF)	0.5		12	mA
PWR	Average Power Dissipation	LVDS Output Data Format	350	505	650	mW
		CMOS Output Data Format (ATE Loading of CMOS Outputs > 50pF)	380	610	700	mW
nput Sampli	ing Circuit Specifications					
V _{IN}	Input Voltage Level	CDS Gain=1x, PGA Gain=1x		2.3		Vp-p
		CDS Gain=2x, PGA Gain= 1x		1.22		
I _{IN_SH}	Sample and Hold Mode	Source Followers Off	50		70	μΑ
	Input Leakage Current	CDS Gain = 1x	(-70)		(-40)	
		$OS_X = VA (OS_X = AGND)$				
		Source Followers Off	75		105	μA
		CDS Gain = 2x	(-105)		(-75)	
		$OS_X = VA (OS_X = AGND)$				
		Source Followers On	-200	-10	200	nA
		CDS Gain = 2x		-16		
		$OS_X = VA (OS_X = AGND)$				
C _{SH}	Sample/Hold Mode	CDS Gain = 1x		2.5		pF
	Equivalent Input Capacitance	CDS Gain = 2x		4		pF
I _{IN_CDS}	CDS Mode Input Leakage Current	Source Followers Off $OS_X = VA (OS_X = AGND)$	-300	7 (-25)	300	nA
R _{CLPIN}	CLPIN Switch Resistance			16	50	Ω
CLP Refere	ence Circuit Specifications					
	VCLP DAC Resolution			4		Bits
	VCLP DAC Step Size			0.16		V
V _{VCLP}	VCLP DAC Voltage Min Output	VCLP Config. Register = 0001 0000b	0.14	0.26	0.43	V
	VCLP DAC Voltage Max Output	VCLP Config. Register = 0001 1111b	2.38	2.68	2.93	V
	Resistor Ladder Enabled	VCLP Config. Register = 0010 xxxxb	1.54	V _A / 2	1.73	V



SNAS254-OCTOBER 2006

Electrical Characteristics (continued)

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified. Boldface limits apply for T_A = T_{MIN} to T_{MAX}; all other limits T_A = 25°C.⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур ⁽²⁾	Max	Units			
I _{SC}	VCLP DAC Short Circuit Output Current	VCLP Config. Register = 0001 xxxxb		30		mA			
Black Level	Offset DAC Specifications								
	Resolution			10		Bits			
	Monotonicity			Specified by o	characterizatio	n			
	Offset Adjustment Range	CDS Gain = 1x							
	Referred to AFE Input	Minimum DAC Code = 0x000		-614		mV			
		Maximum DAC Code = 0x3FF		614					
		CDS Gain = 2x							
		Minimum DAC Code = 0x000		-307		mV			
		Maximum DAC Code = 0x3FF		307					
	Offset Adjustment Range	Minimum DAC Code = 0x000	-16000		-18200	1.05			
	Referred to AFE Output	Maximum DAC Code = 0x3FF	16000		18200	LSB			
	DAC LSB Step Size	CDS Gain = 1x		1.2		mV			
		Referred to AFE Output		(32)		(LSB)			
DNL	Differential Non-Linearity		-0.95		3.25	LSB			
INL	Integral Non-Linearity		-3.1		2.65	LSB			
PGA Specifi	cations								
-	Gain Resolution			8		Bits			
	Monotonicity			Specified by o	characterizatio	n			
	Maximum Gain	CDS Gain = 1x	7.18	7.9	8.77	V/V			
		CDS Gain = 1x	17.1	17.9	18.9	dB			
	Minimum Gain	CDS Gain = 1x	0.56	0.7	0.82	V/V			
		CDS Gain = 1x	-5	-3	-1.72	dB			
	PGA Function	Gain (V/V) = (196/(280-PGA Code))							
		Gain (dB) = 20LOG10(196/(280-PGA Code))							
	Channel Matching	Minimum PGA Gain		3		%			
	_	Maximum PGA Gain		12.7					
ADC Specifi	cations								
V _{REFT}	Top of Reference			2.07		V			
V _{REFB}	Bottom of Reference			0.89		V			
V _{REFT} - V _{REFB}	Differential Reference Voltage		1.07	1.18	1.29	V			
	Overrange Output Code			65535					
	Underrange Output Code			0					
Digital Offse	et "DAC" Specifications								
	Resolution			7		Bits			
	Digital Offset DAC LSB Step Size	Referred to AFE Output		16		LSB			
	Offset Adjustment Range	Min DAC Code =7b0000000		-1024					
	Referred to AFE Output	Mid DAC Code =7b1000000		0		LSB			
		Max DAC Code = 7b1111111		1008					
ull Channe	I Performance Specifications		+		•				
DNL	Differential Non-Linearity		-0.99	0.8/-0.6	2.55	LSB			
INL	Integral Non-Linearity		-73	+/-23	78	LSB			



Electrical Characteristics (continued)

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified. Boldface limits apply for T_A = T_{MIN} to T_{MAX}; all other limits T_A = 25°C.⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур ⁽²⁾	Max	Units	
SNR	Total Output Noise	Minimum PGA Gain		-79		dB	
				7.2		LSB RMS	
		PGA Gain = 1x		-74		dB	
				13	30	LSB RMS	
		Maximum PGA Gain		-56		dB	
				104		LSB RMS	
	Channel to Channel Crosstalk	Mode 3		47		LSB	
		Mode 2		16			



1-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM98714BCMT/NOPB	ACTIVE	TSSOP	DGG	48	38	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	LM98714 BCMT	Samples
LM98714BCMTX/NOPB	ACTIVE	TSSOP	DGG	48	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	LM98714 BCMT	Samples
LM98714CCMT/NOPB	ACTIVE	TSSOP	DGG	48	38	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	LM98714 CCMT	Samples
LM98714CCMTX	NRND	TSSOP	DGG	48	1000	TBD	Call TI	Call TI	0 to 70	LM98714 CCMT	
LM98714CCMTX/NOPB	ACTIVE	TSSOP	DGG	48	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	LM98714 CCMT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

1-Nov-2013

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM98714BCMTX/NOPB	TSSOP	DGG	48	1000	330.0	24.4	8.6	13.2	1.6	12.0	24.0	Q1
LM98714CCMTX	TSSOP	DGG	48	1000	330.0	24.4	8.6	13.2	1.6	12.0	24.0	Q1
LM98714CCMTX/NOPB	TSSOP	DGG	48	1000	330.0	24.4	8.6	13.2	1.6	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM98714BCMTX/NOPB	TSSOP	DGG	48	1000	367.0	367.0	45.0
LM98714CCMTX	TSSOP	DGG	48	1000	367.0	367.0	45.0
LM98714CCMTX/NOPB	TSSOP	DGG	48	1000	367.0	367.0	45.0

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated