# Automotive Grade Non-Synchronous Boost Controller

The NCV887200 is an adjustable output non-synchronous boost controller which drives an external N-channel MOSFET. The device uses peak current mode control with internal slope compensation. The IC incorporates an internal regulator that supplies charge to the gate driver.

Protection features include internally-set soft-start, undervoltage lockout, cycle-by-cycle current limiting, hiccup-mode short-circuit protection and thermal shutdown.

Additional features include low quiescent current sleep mode and externally-synchronizable switching frequency.


## Features


- Peak Current Mode Control with Internal Slope Compensation
- 1.2 V ±2% Reference voltage
- Fixed Frequency Operation
- Wide Input Voltage Range of 4.8 V to 40 Vdc, 45 V Load Dump
- Input Undervoltage Lockout (UVLO)
- Extended UVLO Hysteresis Allows Continuous Operation with a Reverse Polarity Protection Diode
- Internal Soft-Start
- Low Quiescent Current in Sleep Mode
- Cycle-by-Cycle Current Limit Protection
- Hiccup–Mode Overcurrent Protection (OCP)
- Hiccup–Mode Short–Circuit Protection (SCP)
- Thermal Shutdown (TSD)
- This is a Pb–Free Device



# **ON Semiconductor®**

http://onsemi.com






## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV887200D1R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1





Pin No.	Pin Symbol	Function
1	EN/SYNC	Enable and synchronization input. The falling edge synchronizes the internal oscillator. The part is disabled into sleep mode when this pin is brought low for longer than the enable time-out period.
2	ISNS	Current sense input. Connect this pin to the source of the external N–MOSFET, through a current–sense resistor to ground to sense the switching current for regulation and current limiting.
3	GND	Ground reference.
4	GDRV	Gate driver output. Connect to gate of the external N–MOSFET. A series resistance can be added from GDRV to the gate to tailor EMC performance.
5	VDRV	Driving voltage. Internally-regulated supply for driving the external N-MOSFET, sourced from VIN. Bypass with a 1.0 $\mu$ F ceramic capacitor to ground.
6	VIN	Input voltage. If bootstrapping operation is desired, connect a diode from the input supply to VIN, in addi- tion to a diode from the output voltage to VDRV and/or VIN.
7	VC	Output of the voltage error amplifier. An external compensator network from VC to GND is used to stabilize the converter.
8	VFB	Output voltage feedback. A resistor from the output voltage to VFB with another resistor from VFB to GND creates a voltage divider for regulation and programming of the output voltage.

## PACKAGE PIN DESCRIPTIONS

#### ABSOLUTE MAXIMUM RATINGS (Voltages are with respect to GND, unless otherwise indicated)

Rating	Value	Unit
Dc Supply Voltage (VIN)	-0.3 to 40	V
Peak Transient Voltage (Load Dump on VIN)	45	V
Dc Supply Voltage (VDRV, GDRV)	12	V
Peak Transient Voltage (VFB)	–0.3 to 6	V
Dc Voltage (VC, VFB, ISNS)	-0.3 to 3.6	V
Dc Voltage (EN/SYNC)	–0.3 to 6	V
Dc Voltage Stress (VIN – VDRV)*	–0.7 to 45	V
Operating Junction Temperature	-40 to 150	°C
Storage Temperature Range	–65 to 150	°C
Peak Reflow Soldering Temperature: Pb-Free, 60 to 150 seconds at 217°C	265 peak	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

\*An external diode from the input to the VIN pin is required if bootstrapping VDRV and VIN off of the output voltage.

## PACKAGE CAPABILITIES

Chai	Value	Unit	
ESD Capability (All Pins)	Human Body Model Machine Model	≥2.0 ≥200	kV V
Moisture Sensitivity Level		1	-
Package Thermal Resistance	Junction–to–Ambient, $R_{\theta JA}$ (Note 1)	100	°C/W

1. 1 in<sup>2</sup>, 1 oz copper area used for heatsinking.

## **Device Variations**

The NCV8872 features several variants to better fit a multitude of applications. The table below shows the typical

values of parameters for the parts that are currently available.

## **TYPICAL VALUES**

Part No.	D <sub>max</sub>	f <sub>s</sub>	t <sub>ss</sub>	Sa	V <sub>cl</sub>	I <sub>src</sub>	I <sub>sink</sub>	V <sub>DRV</sub>	SCE
NCV887200	92%	675 kHz	1.9 ms	34 mV/μs	200 mV	575 mA	375 mA	8.4 V	Y

## DEFINITIONS

Symbol	Characteristic	Symbol	Characteristic	Symbol	Characteristic
D <sub>max</sub>	Maximum Duty Cycle	f <sub>s</sub>	Switching Frequency	t <sub>ss</sub>	Soft-Start Time
Sa	Slope Compensating Ramp	V <sub>cl</sub>	Current Limit Trip Voltage	I <sub>src</sub>	Gate Drive Sourcing Current
I <sub>sink</sub>	Gate Drive Sinking Current	V <sub>DRV</sub>	Drive Voltage	SCE	Short Circuit Enable


 $\label{eq:Electrical characteristics} \mbox{ELECTRICAL CHARACTERISTICS} (-40^{\circ}C < T_J < 150^{\circ}C, \mbox{ 4.8 V} < V_{IN} < 40 \mbox{ V}, \mbox{ unless otherwise specified}) \mbox{ Min/Max values are guaranteed by test, design or statistical correlation.}$ 

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
GENERAL						
Quiescent Current, Sleep Mode	I <sub>q,sleep</sub>	$V_{IN}$ = 13.2 V, EN = 0, T <sub>J</sub> = 25°C	-	2.0	-	μΑ
Quiescent Current, Sleep Mode	I <sub>q,sleep</sub>	$V_{IN}$ = 13.2 V, EN = 0, -40°C < T <sub>J</sub> < 125°C	-	2.0	6.0	μA
Quiescent Current, No switching	I <sub>q,off</sub>	Into VIN pin, EN = 1, No switching	-	1.5	2.5	mA
Quiescent Current, Switching, Normal Operation	l <sub>q,on</sub>	Into VIN pin, EN = 1, Switching	-	3.0	6.0	mA
OSCILLATOR		·				
Minimum Pulse Width	t <sub>on,min</sub>		90	115	140	ns
Maximum Duty Cycle	D <sub>max</sub>		91	92	93.5	%
Switching Frequency	fs		608	675	742	kHz
Soft-Start Time	t <sub>ss</sub>	From start of switching with V <sub>FB</sub> = 0 until ref- erence voltage = V <sub>REF</sub>	1.55	1.90	2.25	ms
Soft-Start Delay	t <sub>ss,dly</sub>	From EN $\rightarrow$ 1 until start of switching with V <sub>FB</sub> = 0 with V <sub>C</sub> pin compensation network disconnected	-	200	280	μs
Slope Compensating Ramp	Sa		30	34	38	mV/μs
ENABLE/SYNCHRONIZATION	•					
EN/SYNC Pull-Down Current	I <sub>EN/SYNC</sub>	V <sub>EN/SYNC</sub> = 5 V	-	5.0	10	μA
EN/SYNC Input High Voltage	V <sub>s,ih</sub>		2.0	-	5.0	V
EN/SYNC Input Low Voltage	V <sub>s,il</sub>		0	-	800	mV
EN/SYNC Time-Out Ratio	%t <sub>en</sub>	From SYNC falling edge, to oscillator control (EN high) or shutdown (EN low), Percent of typical switching period	-	-	350	%
SYNC Minimum Frequency Ratio	%f <sub>sync,min</sub>	Percent of f <sub>s</sub>	-	-	80	%
SYNC Maximum Frequency	f <sub>sync,max</sub>		1.1	-	-	MHz
Synchronization Delay	t <sub>s,dly</sub>	From SYNC falling edge to GDRV falling edge	-	50	100	ns
Synchronization Duty Cycle	D <sub>sync</sub>		25	-	75	%
CURRENT SENSE AMPLIFIER		•	•			
Low-Frequency Gain	A <sub>csa</sub>	Input-to-output gain at dc, ISNS $\leq$ 1 V	0.9	1.0	1.1	V/V
Bandwidth	BW <sub>csa</sub>	Gain of A <sub>csa</sub> – 3 dB	2.5	-	-	MHz
ISNS Input Bias Current	I <sub>sns,bias</sub>	Out of ISNS pin	-	30	50	μA
Current Limit Threshold Voltage	V <sub>cl</sub>	Voltage on ISNS pin	180	200	220	mV
Current Limit, Response Time	t <sub>cl</sub>	CL tripped until GDRV falling edge, $V_{ISNS} = V_{cl}(typ) + 60 \text{ mV}$	-	80	125	ns
Overcurrent Protection, Threshold Voltage	%V <sub>ocp</sub>	Percent of V <sub>cl</sub>	125	150	175	%
Overcurrent Protection, Response Time	t <sub>ocp</sub>	From overcurrent event, Until switching stops, $V_{ISNS} = V_{OCP} + 40 \text{ mV}$	-	-	125	ns
VOLTAGE ERROR OPERATIONAL	TRANSCON	DUCTANCE AMPLIFIER			_	
Transconductance	g <sub>m,vea</sub>	$V_{FB} - V_{ref} = \pm 20 \text{ mV}$	0.9	1.25	1.6	mS
VEA Output Resistance	R <sub>o,vea</sub>		2.0	-	-	MΩ
VFB Input Bias Current	I <sub>vfb,bias</sub>	Current out of VFB pin	-	0.5	2.0	μA
Reference Voltage	V <sub>ref</sub>		1.176	1.200	1.224	V
5						


 $\label{eq:Electrical characteristics} \mbox{ELECTRICAL CHARACTERISTICS} (-40^{\circ}C < T_J < 150^{\circ}C, \mbox{ 4.8 V} < V_{IN} < 40 \mbox{ V}, \mbox{ unless otherwise specified}) \mbox{ Min/Max values are guaranteed by test, design or statistical correlation.}$ 

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit			
VOLTAGE ERROR OPERATIONAL TRANSCONDUCTANCE AMPLIFIER									
VEA Minimum Output Voltage	V <sub>c,min</sub>		-	-	0.3	V			
VEA Sourcing Current	I <sub>src,vea</sub>	VEA output current, Vc = 2.0 V	80	100	-	μA			
VEA Sinking Current	I <sub>snk,vea</sub>	VEA output current, Vc = 0.7 V	80	100	-	μA			
GATE DRIVER									
Sourcing Current	I <sub>src</sub>	$V_{DRV} \ge 6 \text{ V},  V_{DRV} - V_{GDRV} = 2 \text{ V}$	400	575	-	mA			
Sinking Current	I <sub>sink</sub>	$V_{GDRV} \ge 2 V$	250	375	-	mA			
Driving Voltage Dropout	V <sub>drv,do</sub>	$V_{IN} - V_{DRV}$ , $Iv_{DRV}$ = 25 mA	-	0.3	0.6	V			
Driving Voltage Source Current	l <sub>drv</sub>	$V_{IN} - V_{DRV} = 1 V$	35	45	-	mA			
Backdrive Diode Voltage Drop	V <sub>d,bd</sub>	$V_{DRV} - V_{IN}$ , $I_{d,bd} = 5 \text{ mA}$	-	-	0.7	V			
Driving Voltage	V <sub>DRV</sub>	I <sub>VDRV</sub> = 0.1 – 25 mA	8.0	8.4	8.8	V			
UVLO	•	•							
Undervoltage Lock-Out, Threshold Voltage	V <sub>uvlo</sub>	V <sub>IN</sub> falling V <sub>IN</sub> rising	4.6 _	4.75 5.23	4.90 5.45	V			
Undervoltage Lock-Out, Hysteresis	V <sub>uvlo,hys</sub>	V <sub>IN</sub> rising	350	500	-	mV			
SHORT CIRCUIT PROTECTION		•							
Startup blanking period	%t <sub>scp,dly</sub>	From start of soft-start, Percent of $t_{ss}$	100	120	150	%			
Hiccup-mode period	%t <sub>hcp,dly</sub>	From shutdown to start of soft-start, Percent of t <sub>ss</sub>	70	85	100	%			
Short circuit threshold voltage	%V <sub>scp</sub>	V <sub>FB</sub> as percent of V <sub>ref</sub>	60	67	75	%			
Short circuit delay	t <sub>scp</sub>	From $V_{FB} < V_{scp}$ to stop switching	-	35	100	ns			
THERMAL SHUTDOWN									
Thermal shutdown threshold	T <sub>sd</sub>	T <sub>J</sub> rising	160	170	180	°C			
Thermal shutdown hysteresis	T <sub>sd,hys</sub>	T <sub>J</sub> falling	10	15	20	°C			
Thermal shutdown delay	t <sub>sd,dly</sub>	From $T_J > T_{sd}$ to stop switching	-	-	100	ns			

## **TYPICAL PERFORMANCE CHARACTERISTICS**



## **TYPICAL PERFORMANCE CHARACTERISTICS**



## THEORY OF OPERATION




Figure 11. Current Mode Control Schematic

#### **Current Mode Control**

The NCV887200 incorporates a current mode control scheme, in which the PWM ramp signal is derived from the power switch current. This ramp signal is compared to the output of the error amplifier to control the on-time of the power switch. The oscillator is used as a fixed-frequency clock to ensure a constant operational frequency. The resulting control scheme features several advantages over conventional voltage mode control. First, derived directly from the inductor, the ramp signal responds immediately to line voltage changes. This eliminates the delay caused by the output filter and the error amplifier, which is commonly found in voltage mode controllers. The second benefit comes from inherent pulse-by-pulse current limiting by merely clamping the peak switching current. Finally, since current mode commands an output current rather than voltage, the filter offers only a single pole to the feedback loop. This allows for a simpler compensation.

The NCV8872 also includes a slope compensation scheme in which a fixed ramp generated by the oscillator is added to the current ramp. A proper slope rate is provided to improve circuit stability without sacrificing the advantages of current mode control.

#### **Current Limit**

The NCV887200 features two current limit protections, peak current mode and over current latch off. When the current sense amplifier detects a voltage above the peak current limit between ISNS and GND after the current limit leading edge blanking time, the peak current limit causes the power switch to turn off for the remainder of the cycle. Set the current limit with a resistor from ISNS to GND, with R =  $V_{CL} / I_{limit}$ .

If the voltage across the current sense resistor exceeds the over current threshold voltage the device enters over current hiccup mode. The device will remain off for the hiccup time and then go through the soft-start procedure.

#### **Short Circuit Protection**

If the short circuit enable bit is set (SCE = Y) the device will attempt to protect the power MOSFET from damage. When the output voltage falls below the short circuit trip voltage, after the initial short circuit blanking time, the device enters short circuit latch off. The device will remain off for the hiccup time and then go through the soft–start.

## EN/SYNC

The Enable/Synchronization pin has three modes. When a dc logic high (CMOS/TTL compatible) voltage is applied to this pin the NCV887200 operates at the programmed frequency. When a dc logic low voltage is applied to this pin the NCV887200 enters a low quiescent current sleep mode. When a square wave of at least  $\% f_{sync,min}$  of the free running switching frequency is applied to this pin, the switcher operates at the same frequency as the square wave. If the signal is slower than this, it will be interpreted as enabling and disabling the part. The falling edge of the square wave corresponds to the start of the switching cycle.

## UVLO

Input Undervoltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when VIN is too low to support the internal rails and power the controller. The IC will start up when enabled and VIN surpasses the UVLO threshold plus the UVLO hysteresis and will shut down when VIN drops below the UVLO threshold or the part is disabled.

#### Internal Soft-Start

To insure moderate inrush current and reduce output overshoot, the NCV887200 features a soft start which charges a capacitor with a fixed current to ramp up the reference voltage. This fixed current is based on the switching frequency, so that if the NCV887200 is synchronized to twice the default switching frequency the soft start will last half as long.

#### VDRV

An internal regulator provides the drive voltage for the gate driver. Bypass with a ceramic capacitor to ground to ensure fast turn on times. The capacitor should be between 0.1  $\mu$ F and 1  $\mu$ F, depending on switching speed and charge requirements of the external MOSFET.

## **APPLICATION INFORMATION**

#### Design Methodology

This section details an overview of the component selection process for the NCV8872 in continuous conduction mode boost. It is intended to assist with the design process but does not remove all engineering design work. Many of the equations make heavy use of the small ripple approximation. This process entails the following steps:

- 1. Define Operational Parameters
- 2. Select Current Sense Resistor
- 3. Select Output Inductor
- 4. Select Output Capacitors
- 5. Select Input Capacitors
- 6. Select Feedback Resistors
- 7. Select Compensator Components
- 8. Select MOSFET(s)
- 9. Select Diode

## 1. Define Operational Parameters

Before beginning the design, define the operating parameters of the application. These include:

V<sub>IN(min)</sub>: minimum input voltage [V]

V<sub>IN(max):</sub> maximum input voltage [V]

V<sub>OUT</sub>: output voltage [V]

I<sub>OUT(max)</sub>: maximum output current [A]

I<sub>CL</sub>: desired typical cycle-by-cycle current limit [A]

From this the ideal minimum and maximum duty cycles can be calculated as follows:

$$D_{min} = 1 - \frac{V_{IN(max)}}{V_{OUT}}$$
$$D_{max} = 1 - \frac{V_{IN(min)}}{V_{OUT}}$$

Both duty cycles will actually be higher due to power loss in the conversion. The exact duty cycles will depend on conduction and switching losses. If the maximum input voltage is higher than the output voltage, the minimum duty cycle will be negative. This is because a boost converter cannot have an output lower than the input. In situations where the input is higher than the output, the output will follow the input, minus the diode drop of the output diode and the converter will not attempt to switch.

If the calculated  $D_{max}$  is higher the  $D_{max}$  of the NCV887200, the conversion will not be possible. It is important for a boost converter to have a restricted  $D_{max}$ , because while the ideal conversion ration of a boost converter goes up to infinity as D approaches 1, a real converter's conversion ratio starts to decrease as losses overtake the increased power transfer. If the converter is in this range it will not be able to regulate properly.

If the following equation is not satisfied, the device will skip pulses at high  $V_{IN}$ :

$$\frac{\mathsf{D}_{\min}}{f_{\mathsf{S}}} \geq \mathsf{t}_{\mathsf{on}(\min)}$$

Where: f<sub>s</sub>: switching frequency [Hz] t<sub>on(min)</sub>: minimum on time [s]

#### 2. Select Current Sense Resistor

Current sensing for peak current mode control and current limit relies on the MOSFET current signal, which is measured with a ground referenced amplifier. The easiest method of generating this signal is to use a current sense resistor from the source of the MOSFET to device ground. The sense resistor should be selected as follows:

$$\mathsf{R}_{\mathsf{S}} = \frac{\mathsf{V}_{\mathsf{CL}}}{\mathsf{I}_{\mathsf{CL}}}$$

Where:  $R_S$ : sense resistor [ $\Omega$ ]  $V_{CL}$ : current limit threshold voltage [V]  $I_{CL}$ : desire current limit [A]

## 3. Select Output Inductor

The output inductor controls the current ripple that occurs over a switching period. A high current ripple will result in excessive power loss and ripple current requirements. A low current ripple will result in a poor control signal and a slow current slew rate in case of load steps. A good starting point for peak to peak ripple is around 20–40% of the inductor current at the maximum load at the worst case V<sub>IN</sub>, but operation should be verified empirically. The worst case V<sub>IN</sub> is half of V<sub>OUT</sub>, or whatever V<sub>IN</sub> is closest to half of V<sub>OUT</sub>. After choosing a peak current ripple value, calculate the inductor value as follows:

$$\mathsf{L} = \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{WC})} \, \mathsf{D}_{\mathsf{WC}}}{\Delta \mathsf{I}_{\mathsf{L},\mathsf{max}} \, f_{\mathsf{s}}}$$

Where:  $V_{IN(WC)}$ :  $V_{IN}$  value as close as possible to half of  $V_{OUT}$  [V]  $D_{WC}$ : duty cycle at  $V_{IN(WC)}$  $\Delta I_{L,max}$ : maximum peak to peak ripple [A]

The maximum average inductor current can be calculated as follows:

$$I_{L,AVG} = \frac{V_{OUT}I_{OUT(max)}}{V_{IN(min)}\eta}$$

The Peak Inductor current can be calculated as follows:

$$I_{L,peak} = I_{L,avg} + \frac{\Delta I_{L,max}}{2}$$

Where: I<sub>L,peak</sub>: Peak inductor current value [A]

#### 4. Select Output Capacitors

The output capacitors smooth the output voltage and reduce the overshoot and undershoot associated with line transients. The steady state output ripple associated with the output capacitors can be calculated as follows:

V<sub>OUT(ripple)</sub> =

$$\frac{I_{OUT(max)} \left( V_{OUT} - V_{IN(min)} \right)}{\left( C_{OUT} f \right)^2} + \frac{I_{OUT(max)} V_{OUT} R_{ESR}}{V_{IN(min)}}$$

The capacitors need to survive an RMS ripple current as follows:

$$I_{\text{Cout}(\text{RMS})} = I_{\text{OUT}} \sqrt{\frac{V_{\text{OUT}} - V_{\text{IN}(\text{min})}}{V_{\text{IN}(\text{min})}}}$$

The use of parallel ceramic bypass capacitors is strongly encouraged to help with the transient response.

#### 5. Select Input Capacitors

The input capacitor reduces voltage ripple on the input to the module associated with the ac component of the input current.

$$I_{\text{Cin(RMS)}} = \frac{V_{\text{IN(min)}}^2 D_{\text{WC}}}{L f_{\text{s}} V_{\text{OUT}}^2 \sqrt{3}}$$

#### 6. Select Feedback Resistors

The feedback resistors form a resistor divider from the output of the converter to ground, with a tap to the feedback pin. During regulation, the divided voltage will equal  $V_{ref}$ . The lower feedback resistor can be chosen, and the upper feedback resistor value is calculated as follows:

$$R_{upper} = R_{lower} \frac{(V_{out} - V_{ref})}{V_{ref}}$$

The total feedback resistance ( $R_{upper} + R_{lower}$ ) should be in the range of 1 k $\Omega$  – 100 k $\Omega$ .

#### 7. Select Compensator Components

Current Mode control method employed by the NCV8872 allows the use of a simple, Type II compensation to optimize the dynamic response according to system requirements.

#### 8. Select MOSFET(s)

In order to ensure the gate drive voltage does not drop out the MOSFET(s) chosen must not violate the following inequality:

$$Q_{g(total)} \le \frac{I_{drv}}{f_s}$$

Where: Q<sub>g(total)</sub>: Total Gate Charge of MOSFET(s) [C] I<sub>drv</sub>: Drive voltage current [A]

f<sub>s</sub>: Switching Frequency [Hz]

The maximum RMS Current can be calculated as follows:

$$I_{D(max)} = I_{out} \frac{\sqrt{D}}{D'}$$

The maximum voltage across the MOSFET will be the maximum output voltage, which is the higher of the maximum input voltage and the regulated output voltaged:

$$V_{Q(max)} = V_{OUT(max)}$$

#### 9. Select Diode

The output diode rectifies the output current. The average current through diode will be equal to the output current:

Additionally, the diode must block voltage equal to the higher of the output voltage and the maximum input voltage:

$$V_{D(max)} = V_{OUT(max)}$$

The maximum power dissipation in the diode can be calculated as follows:


$$P_D = V_{f(max)} I_{OUT(max)}$$

Where: P<sub>d</sub>: Power dissipation in the diode [W] V<sub>f(max)</sub>: Maximum forward voltage of the diode [V]

#### Low Voltage Operation

If the input voltage drops below the UVLO or MOSFET threshold voltage, another voltage may be used to power the device. Simply connect the voltage you would like to boost to the inductor and connect the stable voltage to the VIN pin of the device. In boost configuration, the output of the converter can be used to power the device. In some cases it may be desirable to connect 2 sources to VIN pin, which can be accomplished simply by connecting each of the sources through a diode to the VIN pin.

#### PACKAGE DIMENSIONS




NOTES:

DIBENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
DIMENSION A AND B DO NOT INCLUDE

- MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4. PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR
- 5. PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE, NEW

	STAN	DARD IS 751-07.		
υ.	101-0	1 11110 751-007	IL ODOOLLIL.I	<b>V</b>

	MILLIN	IETERS	INC	HES			
DIM	MIN	MAX	MIN	MAX			
Α	4.80	5.00	0.189	0.197			
в	3.80	4.00	0.150	0.157			
С	1.35	1.75	0.053	0.069			
D	0.33	0.51	0.013	0.020			
G	1.27	7 BSC	0.050 BSC				
н	0.10	0.25	0.004	0.010			
J	0.19	0.25	0.007	0.010			
К	0.40	1.27	0.016	0.050			
М	0 °	8 °	0 °	8 °			
Ν	0.25	0.50	0.010	0.020			
S	5.80	6.20	0.228	0.244			



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. Al listing of SCILIC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.dll. SCILIC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different application and advary in different applications and advary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical expension. SCILLC products are not designed, intended, or authorized for use as components in systems intended for experiment to be provided in parameters and down and the regulated to the application by customer's technical expension. SCILLC makes are not designed, intended, or authorized for use as components in systems intended for experiments and the parameters application is which the parameters application is the parameters and the speciment of the application by customer's technical expension. surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local

Sales Representative

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

NCV887200/D