

Step-Down Switching Regulator with Current-Mode Control

Features and Benefits

- Current-mode control system employed
- Excellent line regulation (60 mV maximum)
- 165 m Ω maximum on-resistance of built-in MOSFET
- Output current 3.5 A
- Wide range of input voltages (4.75 to 28 V), supports 24 V direct drive
- Output voltage 0.5 to 24 V, compatible with various IC power supply voltages, through low V_{REF} of 0.5 V.
- High efficiency, 94% maximum at $V_{IN} = 8 \text{ V}, V_O = 5 \text{ V},$ and $I_O = 0.5 \text{ A}$
- Operating frequency 500 kHz, supports downsizing of smoothing choke coil
- Soft start and output on/off functions built-in
- Built-in protection:
 - Drooping overcurrent protection
 - Overtemperature protection
 - Undervoltage lockout (UVLO)

Package: HSOP8 surface mount with exposed thermal pad




Description

The SI-8005Q is a step-down switching regulator IC, designed as an output voltage regulator at the secondary stage of switch mode power supplies. The current-mode control system permits small ceramic capacitors to be used as output capacitors. Together with the compact HSOP8 package, this allows reduction of regulator circuitry area on the PCB by approximately 50% in comparison with conventional topologies.

Designed to save power, losses in the SI-8005Q are reduced by controlling the maximum on-resistance of a built-in output MOSFET to as low as $165 \text{ m}\Omega$. Furthermore, die miniaturization has been accomplished through a proprietary BCD process.

The SI-8005Q supplies an output current of 3.5 A and an output voltage that is variable from 0.5 to 24 V, which is easily set to a voltage compatible with the diverse reduced power supply voltages required by signal processing ICs. Accepting a wide input voltage range, from 4.75 to 28 V, the SI-8005Q can be driven directly by a 24 V power supply.

Applications include power supplies for signal processing ICs for memories and microcomputers used in plasma display panel (PDP) TVs, liquid crystal display (LCD) TVs, computer hard drives, and DVD recorders.



Functional Block Diagram

Selection Guide

Part Number	Packing		
SI8005Q-TL	1000 pieces per reel		

Absolute Maximum Ratings


Characteristic Symbol		Remarks	Rating	Unit
DC Input Voltage	V _{IN}		30	V
DC Input Voltage	V _{EN}		6	V
Allowable Power Dissipation	P _D	Limited by internal thermal shutdown, mounted on a 30 mm × 30 mm glass epoxy PCB with 25 mm × 25 mm exposed copper area, $T_{J}(max) = 125^{\circ}C$	1.35	W
Junction Temperature	TJ	Internal thermal shutdown activates at approximately 140°C	-30 to 150	°C
Storage Temperature	T _{stg}		-40 to 150	°C
Thermal Resistance (Junction to Ambient)	R _{0JA}	Mounted on a 30 mm × 30 mm glass epoxy PCB with 25 mm × 25 mm exposed copper area	74	°C/W
Thermal Resistance (Junction to Case)	R _{θJC}		40	°C/W

Recommended Operating Conditions*

Characteristic Symbol Remarks		Remarks	Min.	Тур.	Max.	Units
DC Input Voltage Range	V _{IN}	$V_{IN}(min)$ is the greater of either 4.75 V or V _O +1 V; except if V _O + 0.5 ≤ V _{IN} ≤ V _O +1 V, then V _{IN} (min) is set such that $I_O \le 2 \text{ A}$	See remarks	-	28	V
DC Output Current Range	Ι _Ο	Using the circuit defined in the Typical Application diagram and within P_D limits	0	_	3.5	А
Operating Junction Temperature Range	T _{JOP}		-30	-	125	°C
Operating Temperature Range	T _{OP}	Operation within P _D limits	-30	_	85	°C

*Recommended operating range indicates conditions which are required for maintaining normal circuit functions shown in the Electrical Characteristics table.

Maximum Allowable Package Power Dissipation



All performance characteristics given are typical values for circuit or system baseline design only and are at the nominal operating voltage and an ambient temperature, T_A , of 25°C, unless otherwise stated.

Results calculated as:

$$P_{\rm D} = V_{\rm O} \times I_{\rm O} \left(\frac{100}{\eta x} - 1\right) - V_{\rm F} \times I_{\rm O} \left(1 - \frac{V_{\rm O}}{V_{\rm IN}}\right)$$

where:

V_O is the output voltage,

 V_{IN} is the Input voltage (0.4 V for these results),

 I_{O} is the Output current (0.3 A for these results),

 ηx is the efficiency (%), which varies with V_{IN} and I_O (derived from the Efficiency curves in the Characteristic Performance section), and

 V_{F} is the diode forward voltage for D1, determination of the value for D1 should be made based on testing with the actual application (Sanken diode SJPB-D4 was used for these results).


Characteristics	Symbol	Conditions	Min	Тур	Max	Units
Reference Voltage	V _{REF}	V _{IN} = 12 V, I _O = 1.0 A	0.485	0.500	0.515	V
Output Voltage Temperature Coefficient	$\Delta V_{REF} / \Delta T$	V_{IN} = 12 V, I_{O} = 1.0 A, T_{A} = -40°C to 85°C	-	±0.05	_	mV/°C
Efficiency ²	η	V _{IN} = 12 V, V _O = 5 V, I _O = 1 A	-	90	-	%
Operating Frequency	f _O	V _{IN} = 16 V, V _O = 5 V, I _O = 1 A	450	500	550	kHz
Line Regulation	V _{LINE}	V_{IN} = 8 to 28 V, V_O = 5 V, I_O = 1 A	-	10	60	mV
Load Regulation	V _{LOAD}	V_{IN} = 12 V, V_O = 5 V, I_O = 0.1 to 3.5 A	-	10	60	mV
Overcurrent Protection Threshold	Is	V _{IN} = 12 V, V _O = 5 V	3.6	_	6.0	A
Quiescent Current 1	l _{iN}	V_{IN} = 12 V, V_O = 5 V, I_O = 0 A, V_{EN} = open	_	18	-	mA
Quiescent Current 2	I _{IN(off)}	V _{IN} = 12 V, V _O = 5 V, I _O = 0 A,V _{EN} = 0 V	_	-	20	μA
SS Terminal Leakage Current ³	I _{SSL}	V _{SSL} = 0 V, V _{IN} = 16 V	-	5	-	μA
EN Terminal High Level Voltage	V _{CEH}	V _{IN} = 12 V	2.8	-	-	V
EN Terminal Low Level Voltage	V _{CEL}	V _{IN} = 12 V	-	-	2.0	V
EN Terminal Leakage Current	I _{CEH}	V _{EN} = 0 V	-	1	-	μA
Error Amplifier Voltage Gain	A _{EA}		_	1000	-	V/V
Error Amplifier Transconductance	G _{EA}		_	800	_	μA/V
Current Sense To COMP Transimpedance	1/G _{CS}		-	0.35	_	V/A
Maximum Duty Cycle (On)	DC _{MAX}		_	92	_	%
Minimum On-Time	t _{MIN}		_	100	-	ns

¹Using circuit shown in Measurement Circuit diagram.


²Efficiency is calculated as: $\eta(\%) = ([V_0 \times I_0] / [V_{IN} \times I_{IN}]) \times 100$.


³SS terminal enables soft start when a an external capacitor is connected to it. Because a pull-up resistor is provided inside the IC, no external voltage can be applied to this terminal.

Measurement Circuit Diagram



Component	Rating
C1	22 µF / 50 V
C2	47 µF / 25 V
C3	220 pF / 10 V
C4	10 nF / 25 V
Di	SPB-G56S
L1	10 µH
R1	46 kΩ
R2	5.1 kΩ
R3	62 kΩ





SI-8005Q Step-Down Switching Regulator with Current-Mode Control

Application Information

Component Selection for General Applications

Diode Di A Schottky-barrier diode must be used for Di. If other diode types, such as fast recovery diodes, are used, the IC may be destroyed because of reverse voltages applied by the recovery voltage or turn-on voltage.

Choke Coil L1 If the winding resistance of the choke coil is too high, IC efficiency may go down to the extent that the resistance is beyond the rating. Because the overcurrent protection threshold current is approximately 4 A, attention must be paid to the heating of the choke coil by magnetic saturation due to overload or short-circulated load.

Capacitors C1, C2, and C5 Because large ripple currents for SMPS flow across C1 and C2, capacitors with high frequency and low impedance must be used. Especially when the impedance of C2 is high, the switching waveform may not be normal at low temperatures.


C5 is used to enable soft start. If the soft start function is not used, leave the SS terminal open.

Resistors R1 and R2 R1 and R2 set the output voltage, V_0 . Select the resistor values to set I_{ADJ} to 0.1 mA. R_1 and R_2 are calculated by the following expression:

$$R1 = \frac{(V_O - V_{FB})}{I_{ADJ}} = \frac{(V_O - 0.5)}{0.1 \times 10^{-3}} (\Omega) \quad R2 = \frac{V_{FB}}{I_{ADJ}} = \frac{0.5}{0.1 \times 10^{-3}} = 5k(\Omega)$$

For optimum performance, minimize the distance between components.

Phase Compensation Components C3, C6, and R3 The stability and response of the loop is controlled through the COMP pin. The COMP pin is the output of the internal transconductance




Typical Application Diagram

Component	Rating	Manufacturer
C1 (2 ea)	10 µF / 50 V	Murata, P/N GRM55DB31H106KA87
C2 (2 ea)	22 µF / 16 V	Murata, P/N GRM32ER71A226KE20
C3	220 pF	Murata, P/N GRM18 series
C4, C5	10 nF	Murata, P/N GRM18 series
Di		Sanken, P/N SPB-G56S or SJPB-L4
L1	10 µH	
R1	46 kΩ	
R2	5.1 kΩ	
R3	62 kΩ	


Figure 1. Typical application circuit for general use

Recommended PCB Layout



All external components should be mounted as closely as possible to the SI-8005Q. The ground of all components should be connected at one point. The exposed copper area on the PCB that is connected to the heat sink on the reverse side of package is ground. Enlarging the PCB copper area enhances thermal dissipation from the package.

Recommended Solder Pad Layout



amplifier. The combination of a series-connected capacitor and resistor sets the combination of a pole and zero frequency point that decide the characteristics of the control system. The DC gain of the voltage feedback loop is calculated by the following equation:

$$Adc = Rl \times Gcs \times AEA \times \frac{V_{FB}}{Vout} , \qquad (1)$$

where

 V_{FB} is the feedback voltage (0.5 V),

A_{EA} is the error amplifier voltage gain,

G_{CS} is the current sense transconductance, and

Rl is the load resistor value.

The system has two important poles. One is set by the phase compensation capacitor (C3) and the output resistor of the error amplifier. The other is set by the output capacitor and load resistor. These poles are calculated by the following equations:

$$fp1 = \frac{GEA}{2\pi \times C3 \times AEA} \quad , \tag{2}$$

$$fp2 = \frac{1}{2\pi \times C2 \times Rl} \quad , \tag{3}$$

where G_{EA} is the error amplifier transconductance.

The system has one important zero point. This is set by the phase compensation capacitor (C3) and phase compensation resistor (R3). The zero point is shown by the following equation:

$$fz1 = \frac{1}{2\pi \times C3 \times R3} \quad . \tag{4}$$

If the value of the output capacitor is the large or if it has a high ESR, the system may have another important zero point. This zero point would be set by the ESR and capacitance of the output capacitor. The zero point is shown by the following equation:

$$fESR = \frac{1}{2\pi \times C2 \times RESR}$$
(5)

In this case a third pole, which is set by the phase compensation capacitor (C6) and phase compensation resistor (R3), is used to compensate the effect of the ESR zero point on the loop gain. The pole is shown by the following equation:

$$fp3 = \frac{1}{2\pi \times C6 \times R3} \tag{6}$$

The goal of phase compensation design is to shape the converter transfer function to get the required loop gain. The system crossover frequency, where the feedback loop has unity gain, is important. Lower crossover frequencies result in slower line and load transient responses. On the other hand, higher crossover frequencies cause system instability. A good standard is to adjust the crossover frequency to approximately one-tenth of the switching frequency.

The optimal selection of phase compensation components can be determined using the following procedure:

1. Choose the phase compensation resistor (R3) to adjust the required crossover frequency. R3 value is calculated by the following equation:

$$R3 = \frac{2\pi \times C2 \times fc}{GEA \times GCS} \times \frac{Vout}{VFB} < \frac{2\pi \times C2 \times 0.1 \times fs}{GEA \times GCS} \times \frac{Vout}{VFB} \quad , \quad (7)$$

where f_c is the required crossover frequency. This is usually adjusted to less than one-tenth of the switching frequency.

2. Choose the phase compensation capacitor (C3) to get the required phase margin. For applications that have typical inductor values, adjusting the compensation zero point to less than one-quarter of crossover frequency provides sufficient phase margin. The value of C3 is calculated by the following equation:

$$C3 > \frac{4}{2\pi \times R3 \times fc} \quad , \tag{8}$$

where R3 is the phase compensation resistor.

3. It is necessary to determine whether a second compensation capacitor (C6) is required. It is required if the ESR zero point of the output capacitor is less than half of the switching frequency, expressed as follows:

$$\frac{1}{2\pi \times C2 \times RESR} < \frac{fs}{2} \quad . \tag{9}$$

If this is the case, add the second compensation capacitor (C6) and adjust ESR zero frequency (f_{p3}). C6 value is calculated by the following equation:

$$C6 = \frac{C2 \times RESR}{R3} \quad . \tag{10}$$

Using the SI-8005Q as an LED Driver

SI-8005Q also can be configured as a high-efficiency constant current LED driver. Figure 2 is a typical circuit diagram for this application.

LED current is set by the formula below:

$$I_{\rm LED} = V_{\rm REF} / R_2 \quad .$$

Note that LED current runs through the IC. Therefore, choose a proper power rating for R3, based on actual power dissipa-




Figure 2. Typical application circuit for driving LEDs

tion and derating based on application ambient temperature. The power dissipation for the resistor is calculated as:

$$P_{\rm D} = I_{\rm LED} \times V_{\rm REF}$$

PWM Dimming By pulsing EN input at 100 to 300 Hz, LED brightness can be dimmed. Figure 3 shows LED current versus the duty cycle of the EN pin. The test was performed with four LEDs in series. The waveforms in figure 4 show how it works. The EN pin peak voltage should be in the range 3 to 5 V,




Figure 3. Total LED driving current for 4 LEDs in series

Component	Rating			Description
C1 (2 ea)		10 µF / 50 V	,	Input capacitor
C2 (2 ea)		22 µF / 16 V		Output capacitor
C4		10 nF / 50 V		Bootstrap capacitor
Di		5 A / 60 V		Schottky barrier diode
L1		10 µH		Choke coil
R2		0.5 Ω / 1 W		Current sensing resistor
R5	1	.5 MΩ / 0.5 \	N	Trim resistor for improved response time
	LEDs in Series			-
	3	4	5	
C3	560 pF	470 pF	360 pF	Phase compensation capacitor
R3	46.4 kΩ	69.8 kΩ	100 kΩ	Phase compensation resistor





Figure 4. PWM dimming timing example

Package Outline Drawing



Dimensions in millimeters

Branding codes (exact appearance at manufacturer discretion): 1st line, type: 8005Q

2nd line, lot: SK YMDD Where: Y is the last digit of the year of manufacture M is the month (1 to 9, 0, N, D) DD is the date 3rd line, control : NNNN



Leadframe plating Pb-free. Device composition complies with the RoHS directive.

Cautions

In general, the junction temperature level of surface mount package ICs is dependent upon the area and material of the PC board and its copper area. Therefore, please design the PCB to allow sufficient margin for heat dissipation.

Parallel Operation Parallel operation of multiple products to increase the current is not allowed.

Thermal Shutdown The SI-8000Q series has a thermal protection circuit. This circuit keeps the IC from the damage by overload. But this circuit cannot guarantee the long-term reliability against the continuous overload conditions.

ESD Susceptibility Take precautions against damage by static electricity.

- The contents in this document are subject to changes, for improvement and other purposes, without notice. Make sure that this is the latest revision of the document before use.
- Application and operation examples described in this document are quoted for the sole purpose of reference for the use of the products herein and Sanken can assume no responsibility for any infringement of industrial property rights, intellectual property rights or any other rights of Sanken or any third party which may result from its use.
- Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable. Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to the society due to device failure or malfunction.
- Sanken products listed in this document are designed and intended for the use as components in general purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.).

When considering the use of Sanken products in the applications where higher reliability is required (transportation equipment and its control systems, traffic signal control systems or equipment, fire/crime alarm systems, various safety devices, etc.), and whenever long life expectancy is required even in general purpose electronic equipment or apparatus, please contact your nearest Sanken sales representative to discuss, prior to the use of the products herein.

The use of Sanken products without the written consent of Sanken in the applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.

• In the case that you use Sanken products or design your products by using Sanken products, the reliability largely depends on the degree of derating to be made to the rated values. Derating may be interpreted as a case that an operation range is set by derating the load from each rated value or surge voltage or noise is considered for derating in order to assure or improve the reliability. In general, derating factors include electric stresses such as electric voltage, electric current, electric power etc., environmental stresses such as ambient temperature, humidity etc. and thermal stress caused due to self-heating of semiconductor products. For these stresses, instantaneous values, maximum values and minimum values must be taken into consideration.

In addition, it should be noted that since power devices or IC's including power devices have large self-heating value, the degree of derating of junction temperature affects the reliability significantly.

- When using the products specified herein by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the products, please duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Anti radioactive ray design is not considered for the products listed herein.
- Sanken assumes no responsibility for any troubles, such as dropping products caused during transportation out of Sanken's distribution network.
- The contents in this document must not be transcribed or copied without Sanken's written consent.