

Dual 13A or Single 26A µModule Regulator with Digital Power System Management

### DESCRIPTION

The LTM®4676 is a dual 13A or single 26A step-down uModule® (micromodule) DC/DC regulator featuring remote configurability and telemetry-monitoring of power management parameters over PMBus—an open standard I<sup>2</sup>C-based digital interface protocol **②**. The LTM4676 is comprised of fast analog control loops, precision mixedsignal circuitry, EEPROM, power MOSFETs, inductors and supporting components.

The LTM4676's 2-wire serial interface allows outputs to be margined, tuned and ramped up and down at programmable slew rates with sequencing delay times. Input and output currents and voltages, output power, temperatures, uptime and peak values are readable. Custom configuration of the EEPROM contents is not required. At start-up, output voltages, switching frequency, and channel phase angle assignments can be set by pin-strapping resistors. The LTpowerPlay™ GUI and DC1613 USB-to-PMBus converter and demo kits are available.

The LTM4676 is offered in a  $16\text{mm} \times 16\text{mm} \times 5.01\text{mm}$ BGA package available with SnPb or RoHS compliant terminal finish.

**Δ7**. LT, LTC, LTM, Linear Technology, the Linear logo, μModule, Burst Mode and PolyPhase are registered trademarks and LTpowerPlay is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5408150, 5481178, 5705919, 5929620, 6144194, 6177787, 6580258, 7420359. 8163643. Licensed under U.S. Patent 7000125 and other related patents worldwide.



Click to view associated TechClip Videos.

#### **FEATURES**

- Dual, Fast, Analog Loops with Digital Interface for Control and Monitoring
- Wide Input Voltage Range: 4.5V to 26.5V
- Output Voltage Range: 0.5V to 5.4V (4V on Voltage)
- ±1% Maximum DC Output Error Over Temperature
- ±2.5% Current Readback Accuracy at 10A Load
- 400kHz PMBus-Compliant I<sup>2</sup>C Serial Interface
- Integrated 16-Bit  $\Delta\Sigma$  ADC
- **Constant Frequency Current Mode Control**
- **Parallel and Current Share Multiple Modules**
- 16 Slave Addresses: Rail/Global Addressing
- 16mm×16mm×5.01mm BGA Package

#### Readable Data:

- Input and Output Voltages, Currents, and Temperatures
- Running Peak Values, Uptime, Faults and Warnings
- Onboard EEPROM Fault Log Record

#### Writable Data and Configurable Parameters:


- Output Voltage, Voltage Sequencing and Margining
- Digital Soft-Start/Stop Ramp
- OV/UV/OT, UVLO, Frequency and Phasing

## **APPLICATIONS**


- System Optimization, Characterization and Data Mining in Prototype. Production and Field Environments
- Telecom, Datacom, and Storage Systems


## TYPICAL APPLICATION


Dual 13A µModule Regulator with Digital Interface for Control and Monitoring\*



Using PMBus and LTpowerPlay to Monitor Telemetry and Margin V<sub>OUTO</sub>/V<sub>OUT1</sub> During Load Pattern Tests. 10Hz Polling Rate. 12V<sub>IN</sub>









## LTM4676

### TABLE OF CONTENTS

Features	. 1	Digital Servo Mode	49
Applications		Soft Off (Sequenced Off)	
Typical Application		Undervoltage Lockout	
Description		Fault Conditions	
Absolute Maximum Ratings		Open-Drain Pins	
Order Information		Phase-Locked Loop and Frequency	
Pin Configuration	-	Synchronization	52
Electrical Characteristics	. 4	RCONFIG Pin-Straps (External Resistor	
Typical Performance Characteristics		Configuration Pins)	52
Pin Functions		Voltage Selection	52
Simplified Block Diagram		Connecting the USB to the I <sup>2</sup> C/SMBus/PMBus	
Decoupling Requirements		Controller to the LTM4676 In System	53
Functional Diagram		LTpowerPlay: An Interactive GUI for Digital Power	
Test Circuits		System Management	
Operation		PMBus Communication and Command	
Power Module Introduction		Processing	56
Power Module Configurability and		Thermal Considerations and	
Readback Data	24	Output Current Derating	58
Time-Averaged and Peak Readback Data		EMI Performance	
Power Module Overview		Safety Considerations	
EEPROM	33	Layout Checklist/Example	
Additional Information	33	Typical Applications	
Applications Information		Package Description	
LTM4676 Control IC Differences from LTC3880		Package Photograph	
V <sub>IN</sub> to V <sub>OUT</sub> Step-Down Ratios	45	Package Description	
Input Capacitors		Revision History	
Output Capacitors	45	Typical Application	
Light Load Current Operation		Design Resources	
Switching Frequency and Phase		Related Parts	
Minimum On-Time Considerations			
Variable Delay Time, Soft-Start and Output Voltage			
, ,	/ Q		

The LTC3880 data sheet is an essential reference document for this product. To obtain it go to:

www.linear.com/LTC3880



## **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

#### **Terminal Voltages:**

V <sub>INn</sub> (Note 4), SV <sub>IN</sub>	0.3V to 28V
V <sub>OUT</sub> n	
V <sub>OSNS0</sub> <sup>+</sup> , V <sub>ORB0</sub> <sup>+</sup>	0.3V to 4.25V
Vosns1, Vorb1, INTVcc, Isnsna <sup>+</sup> , Isnsnb	
I <sub>SNS</sub> , I <sub>SNS</sub>	0.3V to 6V
RUN <sub>n</sub> , SDA, SCL, ALERT	0.3V to 5.5V
FSWPHCFG, VOUTDCFG, VTRIMDCFG, ASEL	0.3V to 2.75V
$V_{DD33}$ , $\overline{GPIO}_n$ , SYNC, SHARE_CLK, WF	P, TSNS <sub>na</sub> ,
$COMP_{na}$ , $COMP_{nb}$ , $V_{OSNS0}^-$ , $V_{ORB0}^-$	0.3V to 3.6V
SGND	
Terminal Currents	


INTV <sub>CC</sub> Peak Output Current	100mA
V <sub>DD25</sub>	–1.5mA to 1.5mA
TSNS <sub>nb</sub>	–1mA to 10mA

#### **Temperatures**

Internal Operating	Temperature Range
/Natas 0 0)	

(Notes 2, 3)40°C to 125°	°C
Storage Temperature Range55°C to 125°	,C
Peak Package Body Temperature During Reflow 245	,C

## PIN CONFIGURATION



**BGA PACKAGE** 144-LEAD ( $16mm \times 16mm \times 5.01mm$ )

 $T_{JMAX} = 125 ^{\circ}\text{C}, \ \theta_{JCtop} = 8.8 ^{\circ}\text{C/W}, \ \theta_{JCbottom} = 0.8 ^{\circ}\text{C/W}, \ \theta_{JB} = 1.3 ^{\circ}\text{C/W}, \ \theta_{JA} = 10.3 ^{\circ}\text{C/W}$ θ VALUES DETERMINED PER JESD51-12 WEIGHT = 3.3 GRAMS

## ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE	MSL	TEMPERATURE RANGE
		DEVICE	FINISH CODE	TYPE	RATING	(Note 2)
LTM4676EY#PBF	SAC305 (RoHS)	LTM4676Y	e1	BGA	4	-40°C to 125°C
LTM4676IY#PBF	SAC305 (RoHS)	LTM4676Y	e1	BGA	4	-40°C to 125°C
LTM4676IY	SnPb (63/37)	LTM4676Y	e0	BGA	4	-40°C to 125°C

Consult Marketing for parts specified with wider operating temperature ranges. \*Device temperature grade is indicated by a label on the shipping container. Pad or ball finish code is per IPC/JEDEC J-STD-609.

• Terminal Finish Part Marking: www.linear.com/leadfree

- Recommended LGA and BGA PCB Assembly and Manufacturing Procedures:
  - www.linear.com/umodule/pcbassembly
- LGA and BGA Package and Tray Drawings: www.linear.com/packaging



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN</sub>	Input DC Voltage	Test Circuit 1 Test Circuit 2; VIN_OFF < VIN_ON = 4.25V	•	5.75 4.5		26.5 5.75	V
V <sub>OUT0</sub>	Range of Output Voltage Regulation, Channel 0	V <sub>OUTO</sub> Differentially Sensed on V <sub>OSNSO</sub> <sup>+</sup> /V <sub>OSNSO</sub> <sup>-</sup> Pin-Pair; Commanded by Serial Bus or with Resistors Present at Start-Up on V <sub>OUTOCFG</sub> and/or V <sub>TRIMOCFG</sub>	•	0.5		4.0	V
V <sub>OUT1</sub>	Range of Output Voltage Regulation, Channel 1	$V_{OUT1}$ Differentially Sensed on $V_{OSNS1}$ /SGND Pin-Pair; Commanded by Serial Bus or with Resistors Present at Start-Up on $V_{OUT1CFG}$ and/or $V_{TRIM1CFG}$	•	0.5		5.4	V
V <sub>OUT</sub> n(DC)	Output Voltage, Total Variation with Line and Load	Digital Servo Engaged (MFR_PWM_MODE $_n$ [6] = 1 $_b$ ) Digital Servo Disengaged (MFR_PWM_MODE $_n$ [6] = 0 $_b$ ) $V_{OUT}$ $_n$ Commanded to 1.000V, $V_{OUT}$ $_n$ Low Range (MFR_PWM_CONFIG[6- $n$ ] = 1 $_b$ ), FREQUENCY_SWITCH = 250kHz (Note 5)	•	0.990 0.985	1.000 1.000	1.010 1.015	V
Input Specification	18			l.			
I <sub>INRUSH(VIN)</sub>	Input Inrush Current at Start-Up	Test Circuit 1, $V_{OUTn}$ =1V, $V_{IN}$ = 12V; No Load Besides Capacitors; $TON_RISE_n$ = 3ms			400		mA
I <sub>Q(SVIN)</sub>	Input Supply Bias Current	Forced Continuous Mode, MFR_PWM_MODE <sub>n</sub> [1:0] = $10_b$ RUN <sub>n</sub> = $5V$ , RUN <sub>1-n</sub> = $0V$ Shutdown, RUN <sub>0</sub> = RUN <sub>1</sub> = $0V$			40 20		mA mA
I <sub>S(VIN<i>n</i>,BURST)</sub>	Input Supply Current in Burst Mode® Operation	Burst Mode Operation, MFR_PWM_MODE <sub>n</sub> [1:0] = $01_b$ , $I_{OUT,n} = 100$ mA			15		m <i>A</i>
I <sub>S(VIN<i>n</i>,PSM)</sub>	Input Supply Current in Pulse-Skipping Mode Operation	Pulse-Skipping Mode, MFR_PWM_MODE <sub>n</sub> [1:0] = $00_b$ , $I_{OUTn} = 100$ mA			20		mA
I <sub>S(VIN<i>n</i>,FCM)</sub>	Input Supply Current in Forced-Continuous Mode Operation	Forced Continuous Mode, MFR_PWM_MODE <sub>n</sub> [1:0] = $10_b$ $I_{OUTn}$ = $13A$			40 1.37		mA A
I <sub>S(VIN<i>n</i>,SHUTDOWN)</sub>	Input Supply Current in Shutdown	Shutdown, $RUN_n = 0V$			50		μA
Output Specification	ons						
loutn	Output Continuous Current Range	(Note 6)		0		13	А
$\frac{\Delta V_{\text{OUT}n(\text{LINE})}}{V_{\text{OUT}n}}$	Line Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE $_n$ [6] = 1 $_b$ ) Digital Servo Disengaged (MFR_PWM_MODE $_n$ [6] = 0 $_b$ ) SV $_{IN}$ and V $_{INn}$ Electrically Shorted Together and INTV $_{CC}$ Open Circuit; $I_{OUT}_n$ = 0A, 5.75V $\leq$ V $_{IN}$ $\leq$ 26.5V, V $_{OUT}$ Low Range (MFR_PWM_CONFIG[6- $n$ ] = 1 $_b$ ) FREQUENCY_SWITCH = 250kHz (Referenced to 12V $_{IN}$ ) (Note 5)	•		0.03 0.03	±0.2	%/V
$\frac{\Delta V_{OUTn(LOAD)}}{V_{OUTn}}$	Load Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE $_n$ [6] = 1 $_b$ ) Digital Servo Disengaged (MFR_PWM_MODE $_n$ [6] = 0 $_b$ ) 0A $\leq$ I <sub>OUT<math>_n</math></sub> $\leq$ 13A, V <sub>OUT</sub> Low Range, (MFR_PWM_CONFIG[6- $n$ ] = 1 $_b$ ) FREQUENCY_SWITCH = 250kHz (Note 5)	•		0.03 0.2	0.5	% %
V <sub>OUT</sub> n(AC)	Output Voltage Ripple				10		mV <sub>P-F</sub>
f <sub>S</sub> (Each Channel)	V <sub>OUT</sub> Ripple Frequency	FREQUENCY_SWITCH Set to 500kHz (0xFBE8)	•	462.5	500	537.5	kHz
$\Delta V_{OUT} n(START)$	Turn-On Overshoot	$TON\_RISE_n = 3ms$ (Note 12)			8		m۷
t <sub>START</sub>	Turn-On Start-Up Time	Time from $V_{IN}$ Toggling from 0V to 12V to Rising Edge of $\overline{\text{GPIO}}_n$ . TON_DELAY <sub>n</sub> = 0ms, TON_RISE <sub>n</sub> = 3ms, MFR_GPIO_PROPAGATE <sub>n</sub> = 0x0100, MFR_GPIO_RESPONSE <sub>n</sub> = 0x0000	•		153	170	ms

TECHNOLOGY TECHNOLOGY

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>DELAY(0ms)</sub>	Turn-On Delay Time	Time from First Rising Edge of $RUN_n$ to Rising Edge of $\overline{GPIO}_n$ . TON_DELAY <sub>n</sub> = 0ms, TON_RISE <sub>n</sub> = 3ms, MFR_GPIO_PROPAGATE <sub>n</sub> = 0x0100, MFR_GPIO_RESPONSE <sub>n</sub> = 0x0000. $V_{IN}$ Having Been Established for at Least 170ms	•	2.75	3.1	3.5	ms
$\Delta V_{OUTn(LS)}$	Peak Output Voltage Deviation for Dynamic Load Step	Load: 0A to 6.5A and 6.5A to 0A at 6.5A/ $\mu$ s, Figure 44 Circuit, $V_{OUTn}$ = 1V, $V_{IN}$ = 12V (Note 12)			50		mV
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step	Load: 0A to 6.5A and 6.5A to 0A at 6.5A/µs, Figure 44 Circuit, $V_{OUTn} = 1V$ , $V_{IN} = 12V$ (Note 12)			35		μs
I <sub>OUT</sub> n(OCL_PK)	Output Current Limit, Peak	Cycle-by-Cycle Inductor Peak Current Limit Inception			22.5		A
I <sub>OUT</sub> n(OCL_AVG)	Output Current Limit, Time Averaged	Time-Averaged Output Inductor Current Limit Inception Threshold, Commanded by IOUT_OC_FAULT_LIMIT <sub>n</sub> (Note 12)		Specif	5.6A; See fication (leadback	Output C	urrent
<b>Control Section</b>	·						
V <sub>FBCM0</sub>	Channel 0 Feedback Input Common Mode Range	V <sub>OSNSO</sub> <sup>-</sup> Valid Input Range (Referred to SGND) V <sub>OSNSO</sub> <sup>+</sup> Valid Input Range (Referred to SGND)	•	-0.1		0.3 4.25	V
V <sub>FBCM1</sub>	Channel 1 Feedback Input Common Mode Range	SGND Valid Input Range (Referred to GND) V <sub>OSNS1</sub> Valid Input Range (Referred to SGND)	•	-0.3		0.3 5.5	V
V <sub>OUTO-RNGO</sub>	Channel 0 Full-Scale Command Voltage, Range 0	(Notes 7, 15)  V <sub>OUTO</sub> Commanded to 4.095V, MFR_PWM_CONFIG[6] = 0 <sub>b</sub> Resolution LSB Step Size		4.015	12 1.375	4.176	V Bits mV
V <sub>OUTO-RNG1</sub>	Channel 0 Full-Scale Command Voltage, Range 1	(Notes 7, 15)  V <sub>OUTO</sub> Commanded to 2.750V, MFR_PWM_CONFIG[6] = 1 <sub>b</sub> Resolution LSB Step Size		2.711	12 0.6875	2.788	V Bits mV
V <sub>OUT1-RNG0</sub>	Channel 1 Full-Scale Command Voltage, Range 0	(Notes 7, 15)  V <sub>OUT1</sub> Commanded to 5.500V, MFR_PWM_CONFIG[5] = 0 <sub>b</sub> Resolution LSB Step Size		5.422	12 1.375	5.576	V Bits mV
V <sub>OUT1-RNG1</sub>	Channel 1 Full-Scale Command Voltage, Range 1	(Notes 7, 15)  V <sub>OUT1</sub> Commanded to 2.750V, MFR_PWM_CONFIG[5] = 1 <sub>b</sub> Resolution LSB Step Size		2.711	12 0.6875	2.788	V Bits mV
R <sub>VSENSE0</sub> <sup>+</sup>	V <sub>OSNS0</sub> <sup>+</sup> Impedance to SGND	$0.05V \le V_{VOSNS0}^+ - V_{SGND} \le 4.1V$			41		kΩ
R <sub>VSENSE1</sub>	V <sub>OSNS1</sub> Impedance to SGND	$0.05V \le V_{VOSNS1} - V_{SGND} \le 5.5V$			37		kΩ
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 8)			90		ns
Analog OV/UV (O	vervoltage/Undervoltage) Outp	ut Voltage Supervisor Comparators (VOUT_OV/UV_FAULT_LIMIT and	VOUT	_OV/UV	WARN_	LIMIT Mo	onitors)
N <sub>OV/UV_COMP</sub>	Resolution, Output Voltage Supervisors, Channels 0 and 1	(Note 15)			8		Bits
V0 <sub>OU-RNG</sub>	Output Voltage Comparator Threshold Detection Range, Channel 0	(Note 15) High Range Scale, MFR_PWM_CONFIG[6] = 0 <sub>b</sub> Low Range Scale, MFR_PWM_CONFIG[6] = 1 <sub>b</sub>		1 0.5		4.095 2.7	V



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V0 <sub>OU-STP</sub>	Output Voltage Comparator Threshold Programming LSB Step Size, Channel 0	(Note 15) High Range Scale, MFR_PWM_CONFIG[6] = 0 <sub>b</sub> Low Range Scale, MFR_PWM_CONFIG[6] = 1 <sub>b</sub>			22 11		mV mV
VO <sub>OU-ACC</sub>	Output Voltage Comparator Threshold Accuracy, Channel 0	$ \begin{array}{l} \text{(See Note 14)} \\ 2\text{V} \leq \text{V}_{\text{VOSNS0}}^+ - \text{V}_{\text{VOSNS0}}^- \leq 4.095\text{V}, \text{MFR}\_\text{PWM}\_\text{CONFIG[6]} = 0_b \\ 1\text{V} \leq \text{V}_{\text{VOSNS0}}^+ - \text{V}_{\text{VOSNS0}}^- \leq 2.7\text{V}, \text{MFR}\_\text{PWM}\_\text{CONFIG[6]} = 1_b \\ 0.5\text{V} \leq \text{V}_{\text{VOSNS0}}^+ - \text{V}_{\text{VOSNS0}}^- < 1\text{V}, \text{MFR}\_\text{PWM}\_\text{CONFIG[6]} = 1_b \\ \end{array} $	•			±2 ±2 20	% % mV
V1 <sub>OU-RNG</sub>	Output Voltage Comparator Threshold Detection Range, Channel 1	(Note 15) High Range Scale, MFR_PWM_CONFIG[5] = 0 <sub>b</sub> Low Range Scale, MFR_PWM_CONFIG[5] = 1 <sub>b</sub>		1 0.5		5.5 2.7	V
V1 <sub>OU-STP</sub>	Output Voltage Comparator Threshold Programming LSB Step Size, Channel 1	(Note 15) High Range Scale, MFR_PWM_CONFIG[5] = 0 <sub>b</sub> Low Range Scale, MFR_PWM_CONFIG[5] = 1 <sub>b</sub>			22 11		mV mV
V1 <sub>OU-ACC</sub>	Output Voltage Comparator Threshold Accuracy, Channel 1	$ \begin{array}{l} (\text{See Note 14}) \\ 2\text{V} \leq \text{V}_{\text{VOSNS1}} - \text{V}_{\text{SGND}} \leq 5.5\text{V}, \text{MFR\_PWM\_CONFIG[5]} = 0_b \\ 1.5\text{V} \leq \text{V}_{\text{VOSNS1}} - \text{V}_{\text{SGND}} \leq 2.7\text{V}, \text{MFR\_PWM\_CONFIG[5]} = 1_b \\ 0.5\text{V} \leq \text{V}_{\text{VOSNS1}} - \text{V}_{\text{SGND}} < 1.5\text{V}, \text{MFR\_PWM\_CONFIG[5]} = 1_b \\ \end{array} $	•			±2 ±2 30	% % mV
t <sub>PROP-OV</sub>	Output OV Comparator Response Times, Channels 0 and 1	Overdrive to 10% Above Programmed Threshold				35	μѕ
t <sub>PROP-UV</sub>	Output UV Comparator Response Times, Channels 0 and 1	Underdrive to 10% Below Programmed Threshold				50	μѕ
Analog OV/UV SV <sub>IN</sub>	Input Voltage Supervisor	Comparators (Threshold Detectors for VIN_ON and VIN_OFF)					
N <sub>SVIN-OV/UV-COMP</sub>	SV <sub>IN</sub> OV/UV Comparator Threshold-Programming Resolution	(Note 15)			8		Bits
SV <sub>IN-OU-RANGE</sub>	SV <sub>IN</sub> OV/UV Comparator Threshold-Programming Range		•	4.5		20	V
SV <sub>IN-OU-STP</sub>	SV <sub>IN</sub> OV/UV Comparator Threshold-Programming LSB Step Size	(Note 15)			82		mV
SV <sub>IN-OU-ACC</sub>	SV <sub>IN</sub> OV/UV Comparator Threshold Accuracy	$ 9V < SV_{IN} \le 20V $ $4.5V \le SV_{IN} \le 9V $	•			±2.5 ±225	% mV
t <sub>PROP-SVIN-HIGH-VIN</sub>	SV <sub>IN</sub> OV/UV Comparator Response Time, High V <sub>IN</sub> Operating Configuration	Test Circuit 1, and: VIN_ON = 9V; SV <sub>IN</sub> Driven from 8.775V to 9.225V VIN_OFF = 9V; SV <sub>IN</sub> Driven from 9.225V to 8.775V	•			35 35	µs µs
t <sub>PROP-SVIN-LOW-VIN</sub>	SV <sub>IN</sub> OV/UV Comparator Response Time, Low V <sub>IN</sub> Operating Configuration	Test Circuit 2, and: VIN_ON = 4.5V; SV <sub>IN</sub> Driven from 4.225V to 4.725V VIN_OFF = 4.5V; SV <sub>IN</sub> Driven from 4.725V to 4.225V	•			35 35	μs μs
Channels 0 and 1 (	Dutput Voltage Readback (F	READ_VOUT <sub>n</sub> )					
N <sub>VO-RB</sub>	Output Voltage Readback Resolution and LSB Step Size	(Note 15)			16 244		Bits µV

SYMBOL	PARAMETER	CONDITIONS		MIN TY	P MAX	UNITS
V <sub>0-F/S</sub>	Output Voltage Full-Scale Digitizable Range	V <sub>RUNn</sub> = 0V (Notes 7, 15)		8		V
V <sub>O-RB-ACC</sub>	Output Voltage Readback Accuracy	Channel 0: $0.6V \le V_{VOSNS0}^+ - V_{VOSNS0}^- \le 4V$ Channel 1: $0.6V \le V_{VOSNS1} - V_{SGND} \le 5.4V$	•		1% of Rea 1% of Rea	
t <sub>CONVERT-VO-RB</sub>	Output Voltage Readback Update Rate	(Notes 9, 15)		10	)	ms
Input Voltage (SV	<sub>IN</sub> ) Readback (READ_VIN)					
N <sub>SVIN-RB</sub>	Input Voltage Readback Resolution and LSB Step Size	(Notes 10, 15)		10 15.6		Bits mV
SV <sub>IN-F/S</sub>	Input Voltage Full-Scale Digitizable Range	(Notes 11, 15)		38.9	)1	V
SV <sub>IN-RB-ACC</sub>	Input Voltage Readback Accuracy	READ_VIN, $4.5V \le SV_{IN} \le 26.5V$	•	Within ±	2% of Rea	ding
t <sub>CONVERT</sub> -SVIN-RB	Input Voltage Readback Update Rate	(Notes 9, 15)		10	)	ms
Channels 0 and 1 0	utput Current (READ_IOUT <sub>n</sub> )	, Duty Cycle (READ_DUTY_CYCLE <sub>n</sub> ), and Computed Input Current (Mi	FR_RE	AD_IIN <sub>n</sub> ) Read	lback	
N <sub>IO-RB</sub>	Output Current Readback Resolution and LSB Step Size	(Notes 10, 12)		1( 15.		Bits mA
I <sub>0-F/S</sub> , I <sub>I-F/S</sub>	Output Current Full-Scale Digitizable Range and Input Current Range of Calculation	(Note 12)		±4	)	A
I <sub>O-RB-ACC</sub>	Output Current, Readback Accuracy	READ_IOUT <sub>n</sub> , Channels 0 and 1, $0 \le I_{OUT_n} \le 10A$ , Forced-Continuous Mode, MFR_PWM_MODE <sub>n</sub> [1:0] = $10_b$	•	Within 25	OmA of Re	ading
I <sub>O-RB(13A)</sub>	Full Load Output Current Readback	$I_{OUTn}$ = 13A (Note 12). See Histograms in Typical Performance Characteristics		13.	1	A
N <sub>II-RB</sub>	Computed Input Current, Readback Resolution and LSB Step Size	(Notes 10, 12)		1( 1.9		Bits mA
I <sub>I-RB-ACC</sub>	Computed Input Current, Readback Accuracy, Neglecting I <sub>SVIN</sub>	MFR_READ_IIN <sub>n</sub> , Channels 0 and 1, $0 \le I_{OUTn} \le 10A$ , Forced-Continuous Mode, MFR_PWM_MODE <sub>n</sub> [1:0] = $10_b$ , MFR_IIN_OFFSET <sub>n</sub> = 0mA	•	Within 15	0mA of Re	ading
t <sub>CONVERT-IO-RB</sub>	Output Current Readback Update Rate	(Notes 9, 15)		10	)	ms
t <sub>CONVERT-II-RB</sub>	Computed Input Current, Readback Update Rate	(Notes 9, 15)		10	)	ms
N <sub>DUTY-RB</sub>	Resolution, Duty Cycle Readback	(Notes 10, 15)		1(		Bits
D <sub>RB-ACC</sub>	Duty Cycle TUE	READ_DUTY-CYCLE <sub>n</sub> , 16.3% Duty Cycle (Note 15)			±3	%
t <sub>CONVERT-DUTY-RB</sub>	Duty Cycle Readback Update Rate	(Notes 9, 15)		10	)	ms
Temperature Read		el 1, and Controller (Respectively: READ_TEMPERATURE_1 <sub>0</sub> , REA	D_TEM	PERATURE_	l <sub>1</sub> ,	
T <sub>RES-RB</sub>	Temperature Readback Resolution	Channel 0, Channel 1, and Controller (Note 15)		0.06	25	°C



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
T <sub>RB-CH-ACC(72mV)</sub>	Channel Temperature TUE, Switching Action Off	Channels 0 and 1, PWM Inactive, RUN <sub>n</sub> = 0V, $\Delta V_{TSNSna} = 72 \text{mV}$	•	Within ±3°C of Readir			ing
T <sub>RB-CH-ACC(ON)</sub>	Channel Temperature TUE, Switching Action On	READ_TEMPERATURE_1 <sub>n</sub> , Channels 0 and 1, PWM Active, RUN <sub>n</sub> = 5V (Note 12)		Wit	ing		
T <sub>RB-CTRL-ACC(ON)</sub>	Control IC Die Temperature TUE, Switching Action On	READ_TEMPERATURE_2, PWM Active, RUN <sub>0</sub> = RUN <sub>1</sub> = 5V (Note 12)		Wit	hin ±1°C	of Read	ing
t <sub>CONVERT-TEMP-RB</sub>	Temperature Readback Update Rate	(Notes 9, 15)			100		ms
INTV <sub>CC</sub> Regulator							
V <sub>INTVCC</sub>	Internal V <sub>CC</sub> Voltage No Load	$6V \le V_{IN} \le 26.5V$	•	4.8	5	5.2	V
$\frac{\Delta V_{\text{INTVCC(LOAD)}}}{V_{\text{INTVCC}}}$	INTV <sub>CC</sub> Load Regulation	0mA ≤ I <sub>INTVCC</sub> ≤ 50mA			0.5	±2	%
V <sub>DD33</sub> Regulator							
V <sub>VDD33</sub>	Internal V <sub>DD33</sub> Voltage		•	3.2	3.3	3.4	V
I <sub>LIM(VDD33)</sub>	V <sub>DD33</sub> Current Limit	V <sub>DD33</sub> Electrically Short-Circuited to GND			70		mA
V <sub>VDD33_0V</sub>	V <sub>DD33</sub> Overvoltage Threshold	(Note 15)			3.5		V
V <sub>VDD33_UV</sub>	V <sub>DD33</sub> Undervoltage Threshold	(Note 15)			3.1		V
V <sub>DD25</sub> Regulator							
V <sub>VDD25</sub>	Internal V <sub>DD25</sub> Voltage		•	2.25	2.5	2.75	V
I <sub>LIM(VDD25)</sub>	V <sub>DD25</sub> Current Limit	V <sub>DD25</sub> Electrically Short-Circuited to GND			50		mA
Oscillator and Pha	ase-Locked Loop (PLL)						
fosc	Oscillator Frequency Accuracy	FREQUENCY_SWITCH = 500kHz (0xFBE8) 250kHz ≤ FREQUENCY_SWITCH ≤ 1MHz (Note 15)	•			±7.5 ±7.5	% %
f <sub>SYNC</sub>	PLL SYNC Capture Range	FREQUENCY_SWITCH Set to Frequency Slave Mode (0x0000); SYNC Driven by External Clock; 3.3V <sub>OUT</sub>	•	225		1100	kHz
V <sub>TH,SYNC</sub>	SYNC Input Threshold	V <sub>SYNC</sub> Rising (Note 15) V <sub>SYNC</sub> Falling (Note 15)			1.5 1		V
V <sub>OL,SYNC</sub>	SYNC Low Output Voltage	I <sub>SYNC</sub> = 3mA	•		0.3	0.4	V
I <sub>SYNC</sub>	SYNC Leakage Current in Frequency Slave Mode	0V ≤ V <sub>SYNC</sub> ≤ 3.6V FREQUENCY_SWITCH Set to Slave Mode (0x0000)	•			±5	μА
θ <sub>SYNC</sub> -θ0	SYNC-to-Channel 0 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT0) Gate				0 60 90 120		Deg Deg Deg Deg
θ <sub>SYNC</sub> -θ1	SYNC-to-Channel 1 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT1) Gate	(Note 15) $ \begin{array}{l} \text{MFR\_PWM\_CONFIG[2:0] = 011}_b \\ \text{MFR\_PWM\_CONFIG[2:0] = 000}_b \\ \text{MFR\_PWM\_CONFIG[2:0] = 010}_b, 10X_b \\ \text{MFR\_PWM\_CONFIG[2:0] = 001}_b \\ \text{MFR\_PWM\_CONFIG[2:0] = 110}_b \end{array} $			120 180 240 270 300		Deg Deg Deg Deg Deg

LINEAR

Retention (Note 13) $ T_{J} < T_{J(MAX)}, \text{ with Most Recent EEPROM Write Operation Having Occurred at 0°C} \le T_{J} \le 85°C \text{ (Note 3)} $ $ Mass\_Write \qquad Mass\_Write Operation \\ Time \qquad Execution of STORE\_USER\_ALL Command, 0°C \le T_{J} \le 85°C \\ (ATE-Tested at T_{J} = 25°C) \text{ (Notes 3, 13)} $ $ Digital\ I/Os $ $ V_{IH} \qquad Input\ High\ Threshold \\ Voltage \qquad SCL, SDA, RUN_{J_{1}}, \overline{GPIO}_{J_{1}} \text{ (Note 15)} $ $ V_{IL} \qquad Input\ Low\ Threshold \\ Voltage \qquad SCL, SDA, RUN_{J_{1}}, \overline{GPIO}_{J_{1}} \text{ (Note 15)} $ $ V_{HYST} \qquad Input\ Hysteresis \qquad SCL, SDA\ (Note 15) $ $ V_{OL} \qquad Output\ Low\ Voltage \qquad SCL, SDA\ \overline{ALERT}, RUN_{J_{1}}, \overline{GPIO}_{J_{1}}, SHARE\_CLK: $ $ I_{SINK} = 3mA \qquad Input\ Leakage\ Current \qquad SDA, SCL, \overline{ALERT}, RUN_{J_{2}}; OV \le V_{PIN} \le 5.5V $	•	TYP	MAX	UNITS
Retention (Note 13) $ T_{J} < T_{J(MAX)}, \text{ with Most Recent EEPROM Write Operation Having Occurred at 0°C } \le T_{J} \le 85°C \text{ (Note 3)} $ $ Mass\_Write \qquad Mass\_Write Operation \\ Time \qquad Execution of STORE\_USER\_ALL\_Command, 0°C \le T_{J} \le 85°C \\ (ATE-Tested at T_{J} = 25°C) \text{ (Notes 3, 13)} $ $ Digital\ I/Os $ $ V_{IH} \qquad Input\ High\ Threshold \\ Voltage \qquad SCL, SDA, RUN_{J}, \overline{GPIO}_{J} \text{ (Note 15)} $ $ V_{IL} \qquad Input\ Low\ Threshold \\ Voltage \qquad SCL, SDA, RUN_{J}, \overline{GPIO}_{J} \text{ (Note 15)} $ $ V_{IL} \qquad Input\ Low\ Threshold \\ Voltage \qquad SCL, SDA, RUN_{J}, \overline{GPIO}_{J} \text{ (Note 15)} $ $ V_{HYST} \qquad Input\ Hysteresis \qquad SCL, SDA \text{ (Note 15)} $ $ V_{OL} \qquad Output\ Low\ Voltage \qquad SCL, SDA, \overline{ALERT}, RUN_{J}, \overline{GPIO}_{J}, SHARE\_CLK: \\ I_{SINK} = 3mA \qquad Input\ Leakage\ Current \qquad SDA, SCL, \overline{ALERT}, RUN_{J}, OV \le V_{PIN} \le 5.5V $				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	10,00	0		Cycles
Digital I/OsInput High Threshold VoltageSCL, SDA, RUN $_{\eta}$ , $\overline{\text{GPIO}}_{\eta}$ (Note 15) SHARE_CLK, WP (Note 15)VILInput Low Threshold VoltageSCL, SDA, RUN $_{\eta}$ , $\overline{\text{GPIO}}_{\eta}$ (Note 15)VHYSTInput HysteresisSCL, SDA, RUN $_{\eta}$ , $\overline{\text{GPIO}}_{\eta}$ (Note 15)VOLOutput Low VoltageSCL, SDA, $\overline{\text{ALERT}}$ , $\overline{\text{RUN}}_{\eta}$ , $\overline{\text{GPIO}}_{\eta}$ , SHARE_CLK: $\overline{\text{Isink}} = 3\text{mA}$ Input Leakage CurrentSDA, SCL, $\overline{\text{ALERT}}$ , $\overline{\text{RUN}}_{\eta}$ : $\overline{\text{OV}} \le V_{\text{PIN}} \le 5.5V$	10			Years
$V_{\text{IH}} \qquad \qquad \text{Input High Threshold} \qquad \text{SCL, SDA, RUN}_{n}, \ \overline{\text{GPIO}}_{n} \text{ (Note 15)} \\ \text{Voltage} \qquad \qquad \text{SHARE\_CLK, WP (Note 15)} \\ V_{\text{IL}} \qquad \qquad \text{Input Low Threshold} \qquad \qquad \text{SCL, SDA, RUN}_{n}, \ \overline{\text{GPIO}}_{n} \text{ (Note 15)} \\ \text{Voltage} \qquad \qquad \text{SCL, SDA, RUN}_{n}, \ \overline{\text{GPIO}}_{n} \text{ (Note 15)} \\ V_{\text{HYST}} \qquad \qquad \text{Input Hysteresis} \qquad \qquad \text{SCL, SDA (Note 15)} \\ V_{\text{OL}} \qquad \qquad \text{Output Low Voltage} \qquad \qquad \text{SCL, SDA, } \ \overline{\text{ALERT}}, \ \overline{\text{RUN}}_{n}, \ \overline{\text{GPIO}}_{n}, \ \overline{\text{SHARE\_CLK:}} \\ I_{\text{SINK}} = 3\text{mA} \\ I_{\text{OL}} \qquad \qquad \text{Input Leakage Current} \qquad \text{SDA, SCL, } \ \overline{\text{ALERT}}, \ \overline{\text{RUN}}_{n}; \ \overline{\text{OV}} \leq V_{\text{PIN}} \leq 5.5\text{V} \\ \end{cases}$		440	4100	ms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				
VoltageSHARE_CLK, WP (Note 15) $V_{HYST}$ Input HysteresisSCL, SDA (Note 15) $V_{OL}$ Output Low VoltageSCL, SDA, $\overline{ALERT}$ , RUN $_{II}$ , $\overline{GPIO}_{II}$ , SHARE_CLK: $I_{SINK} = 3mA$ $I_{OI}$ Input Leakage CurrentSDA, SCL, $\overline{ALERT}$ , RUN $_{II}$ : $0V \le V_{PIN} \le 5.5V$	2.0 1.8			V
$V_{OL}$ Output Low VoltageSCL, SDA, $\overline{ALERT}$ , RUN $_{fi}$ , $\overline{GPIO}_{fi}$ , SHARE_CLK: $I_{SINK} = 3mA$ $I_{OI}$ Input Leakage CurrentSDA, SCL, $\overline{ALERT}$ , RUN $_{fi}$ : 0V $\leq$ V <sub>PIN</sub> $\leq$ 5.5V			1.4 0.6	V
$I_{SINK} = 3mA$ $I_{OI}$ Input Leakage Current SDA, SCL, $\overline{ALERT}$ , RUN <sub>n</sub> : $0V \le V_{PIN} \le 5.5V$		80		mV
Input Leakage Current SDA, SCL, $\overline{\text{ALERT}}$ , RUN <sub>n</sub> : $0V \le V_{\text{PIN}} \le 5.5V$		0.3	0.4	V
$\overline{\text{GPIO}}_n$ and SHARE_CLK. $\overline{\text{OV}} \leq 3.6\text{V}$			±5 ±2	μA μA
t <sub>FILTER</sub> Input Digital Filtering $\frac{\text{RUN}_n}{\text{GPIO}_n}$ (Note 15)		10 3		µs µs
C <sub>PIN</sub> Input Capacitance SCL, SDA, RUN <sub>n</sub> , GPIO <sub>n</sub> , SHARE_CLK, WP (Note 15)			10	pF
PMBus Interface Timing Characteristics				
f <sub>SMB</sub> Serial Bus Operating (Note 15) Frequency	10		400	kHz
t <sub>BUF</sub> Bus Free Time Between Stop and Start (Note 15)	1.3			μs
t <sub>HD,STA</sub> Hold Time After Repeated   Time Period After Which First Clock Is Generated (Note 15)   Start Condition	0.6			μs
t <sub>SU,STA</sub> Repeated Start Condition Setup Time (Note 15)	0.6			μѕ
t <sub>SU,STO</sub> Stop Condition Setup (Note 15) Time	0.6			μѕ
t <sub>HD,DAT</sub> Data Hold Time Receiving Data (Note 15) Transmitting Data (Note 15)	0 0.3		0.9	μs μs
t <sub>SU,DAT</sub> Data Setup Time Receiving Data (Note 15)	0.1			μs
TIMEOUT_SMB Stuck PMBus Timer Timeout  Measured from the Last PMBus Start Event: Block Reads (Note 15) Non-Block Reads (Note 15)		150 32		ms ms
t <sub>LOW</sub> Serial Clock Low Period (Note 15)	1.3		10000	μs
t <sub>HIGH</sub> Serial Clock High Period (Note 15)	0.6			μs

**Note 1:** Stresses beyond those listing under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating conditions for extended periods may affect device reliability and lifetime.

**Note 2**: The LTM4676 is tested under pulsed-load conditions such that  $T_J \approx T_A$ . The LTM4676E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the -40°C to 125°C internal operating temperature range are assured

by design, characterization and correlation with statistical process controls. The LTM4676I is guaranteed to meet specifications over the full –40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.



## **ELECTRICAL CHARACTERISTICS**

Note 3: The LTM4676's EEPROM temperature range for valid write commands is 0°C to 85°C. To achieve guaranteed EEPROM data retention, execution of the "STORE\_USER\_ALL" command—i.e., uploading RAM contents to NVM—outside this temperature range is not recommended. However, as long as the LTM4676's EEPROM temperature is less than 130°C, the LTM4676 will obey the STORE\_USER\_ALL command. Only when EEPROM temperature exceeds 130°C, the LTM4676 will not act on any STORE\_USER\_ALL transactions: instead, the LTM4676 NACKs the serial command and asserts its relevant CML (communications, memory, logic) fault bits. EEPROM temperature can be queried prior to commanding STORE\_USER\_ALL; see the Applications Information section

**Note 4:** The two power inputs— $V_{IN0}$  and  $V_{IN1}$ —and their respective power outputs— $V_{OUT0}$  and  $V_{OUT1}$ —are tested independently in production. A shorthand notation is used in this document that allows these parameters to be refered to by " $V_{INn}$ " and " $V_{OUTn}$ ", where n is permitted to take on a value of 0 or 1. This italicized, subscripted "n" notation and convention is extended to encompass all such pin names, as well as register names with channel-specific, i.e., paged data. For example,  $V_{OUT}$ \_COMMAND  $v_{OUT}$ \_COMMAND command code data located in Pages 0 and 1, which in turn relate to Channels 0 ( $V_{OUT0}$ ) and Channel 1 ( $V_{OUT1}$ ). Registers containing non-page-specific data, i.e., whose data is "global" to the module or applies to both of the module's Channels lack the italicized, subscripted " $v_{OUT}$ \_, e.g., FREQUENCY\_SWITCH.

**Note 5:**  $V_{OUTn(DC)}$  and line and load regulation tests are performed in production with digital servo disengaged (MFR\_PWM\_MODE $_n$ [6] = 0 $_b$ ) and low  $V_{OUTn}$  range selected (MFR\_PWM\_CONFIG[6-n] = 1 $_b$ . The digital servo control loop is exercised in production (setting MFR\_PWM\_MODE $_n$ [6] = 1 $_b$ ), but convergence of the output voltage to its final settling value is not necessarily observed in final test—due to potentially long time constants involved—and is instead guaranteed by the output voltage readback accuracy specification. Evaluation in application demonstrates capability; see the Typical Performance Characteristics section.

**Note 6:** See output current derating curves for different  $V_{IN}$ ,  $V_{OUT}$ , and  $T_{A}$ , located in the Applications Information section.

**Note 7:** Even though  $V_{OUT0}$  and  $V_{OUT1}$  and their associated current-sensing pins  $(I_{SNSn[a/b][+/-]})$  are specified for 6V absolute maximum and recommended for not more than 5.5V continuous, the maximum recommended command voltage to regulate output channels 0 and 1 is: 4.0V and 5.4V, respectively, when the  $V_{OUT}$  range setting for those channels—MFR\_PWM\_CONFIG's bits 6 and 5, respectively—are set to "high range", i.e.,  $0_b$ ; and 2.5V for any channel whose respective MFR\_PWM\_CONFIG  $V_{OUT}$  range-setting bit is set to "low range", i.e.,  $1_b$ .

Note 8: Minimum on-time is tested at wafer sort.

**Note 9:** Data conversion is performed in round-robin (cyclic) fashion. All telemetry signals are continuously digitized, and reported data is based on measurements not older than 100ms, typical.

**Note 10:** The following telemetry parameters are formatted in PMBusdefined "Linear Data Format", in which each register contains a word comprised of 5 most significant bits—representing a signed exponent, to be raised to the power of 2—and 11 least significant bits—representing a signed mantissa: input voltage (on  $SV_{IN}$ ), accessed via the READ\_VIN command code; output currents ( $I_{OUT,n}$ ), accessed via the READ\_IOUT $_n$  command codes; module input current ( $I_{VIN0} + I_{VIN1} + I_{SVIN}$ ), accessed via the READ\_IIN command code; channel input currents ( $I_{VIN,n} + 1/2 \bullet I_{SVIN}$ ), accessed via the MFR\_READ\_IIN $_n$  command codes;and duty cycles of channel 0 and channel 1 switching power stages, accessed via the READ\_DUTY\_CYCLE $_n$  command codes. This data format limits the resolution of telemetry readback data to 10 bits even though the internal ADC is 16 bits and the LTM4676's internal calculations use 32-bit words.

**Note 11:** The absolute maximum rating for the  $SV_{IN}$  pin is 28V. Input voltage telemetry (READ\_VIN) is obtained by digitizing a voltage scaled down from the  $SV_{IN}$  pin.


**Note 12:** These typical parameters are based on bench measurements and are not production tested.


**Note 13:** EEPROM endurance and retention are guaranteed by wafer-level testing for data retention. The minimum retention specification applies for devices whose EEPROM has been cycled less than the minimum endurance specification, and whose EEPROM data was written to at 0°C  $\leq$  T $_{J}$   $\leq$  85°C. The RESTORE\_USER\_ALL command (downloading NVM contents to RAM) is valid over the entire operating temperature range and does not influence EEPROM characteristics.

**Note 14:**  $V0_{OU-ACC}$  OV/UV comparator threshold accuracy for MFR\_PWM\_CONFIG[6] =  $1_b$  tested in ATE at  $V_{VOSNS0}^+ - V_{VOSNS0}^- = 0.5V$  and 2.7V. 1V condition tested at IC-Level, only.  $V1_{OU-ACC}$  OV/UV comparator threshold accuracy for MFR\_PWM\_CONFIG[5] =  $1_b$  tested in ATE with  $V_{VOSNS1}$ - $V_{SGND}$  = 0.5V and 2.7V. 1.5V condition tested at IC-level, only.


Note 15: Tested at IC-level ATE.









Efficiency vs Output Current,  $8V_{IN}$ ,  $V_{OUT0}$  and  $V_{OUT1}$  Paralleled,  $V_{IN} = SV_{IN} = V_{INn}$ ,  $INTV_{CC}$  Open,  $MFR_PWR_MODE_n[1:0] = 10_b$ 




Efficiency vs Output Current,  $12V_{IN}$ ,  $V_{OUT0}$  and  $V_{OUT1}$  Paralleled,  $V_{IN} = SV_{IN} = V_{IN}$ ,  $INTV_{CC}$  Open,  $MFR_PWR_MODE_n[1:0] = 10$ 




Efficiency vs Output Current, 24 $V_{IN}$ ,  $V_{OUTO}$  and  $V_{OUT1}$  Paralleled,  $V_{IN} = SV_{IN} = V_{IN}$ ,  $INTV_{CC}$  Open, MFR\_PWR\_MODE, [1:0] =  $10_b$ 




Efficiency vs Output Current,  $V_{OUT1} = 5V$ ,  $V_{OUT0} = OFF$ ,  $V_{IN} = SV_{IN} = V_{INn}$ ,  $INTV_{CC}$  Open,  $MFR_PWR_MODE_n[1:0] = 10_b$ 



Single Phase Single Output Burst Mode Efficiency,  $V_{IN} = SV_{IN} = V_{IN}n$ , INTV<sub>CC</sub> Open, MFR\_PWR\_MODE<sub>n</sub>[1:0] = 01<sub>b</sub>




4676 G06




/ TLINEAR


#### Single Phase Single Output Short-Circuit Protection at Full Load




#### READ\_VOUT<sub>n</sub> (Output Voltage Readback) Error vs $V_{OUTn}$ $I_{OUTn} = No Load, RUN_{1-n} = OV$




READ\_IOUT<sub>n</sub> (Output Current Readback) Error vs I<sub>OUTn</sub>




READ\_TEMPERATURE\_2 (Control IC Temperature Error) vs Junction Temperature, RUN<sub>n</sub> = 0V




READ\_VIN (Input Voltage Readback Telemetry) Error vs SV<sub>IN</sub>, RUN<sub>n</sub> = OV




MFR\_READ\_ $IIN_n$  (Input Current Readback) Error vs ( $I_{VIN_n} + I_{SVIN}$ ), FCM,  $I_{OUT_n}$  Swept from 0A to 13A, One Channel at a Time, RUN<sub>1-n</sub> = 0V




READ\_OUT of 20 LTM4676s (DC1811) 12V $_{IN}$ , 1V $_{OUT}$ , T $_{J}$  = -40°C, I $_{OUT,n}$  = 13A, System Having Reached Thermally Steady-State Condition, No Airflow



READ\_OUT of 20 LTM4676s (DC1811)  $12V_{IN}$ ,  $1V_{OUT}$ ,  $T_J = 25^{\circ}C$ ,  $I_{OUT,n} = 13A$ , System Having Reached Thermally Steady-State Condition, No Airflow



READ\_OUT of 20 LTM4676s (DC1811)  $12V_{IN}$ ,  $1V_{OUT}$ ,  $T_J = 125^{\circ}C$ ,  $I_{OUT,n} = 13A$ , System Having Reached Thermally Steady-State Condition, No Airflow



#### PIN FUNCTIONS



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

GND (A4, A6-10, B4-B9, C4, C6-C9, D4, D7, E3, F3, F10, G3, G10-12, H3, H10, J4, J10, K4, K7-9, L4-9, M4, M6-10): Power Ground of the LTM4676. Power return for  $V_{OUT0}$  and  $V_{OUT1}$ .

**V<sub>OUTO</sub>** (A1-3, B1-3, C1-3, D1-3): Channel 0 Output Voltage.

 $m V_{OSNS0}^+(D9)$ : Channel O Positive Differential Voltage Sense Input. Together,  $\rm V_{OSNS0}^+$  and  $\rm V_{OSNS0}^-$  serve to kelvinsense the  $\rm V_{OUT0}$  output voltage at  $\rm V_{OUT0}$ 's point of load (POL) and provide the differential feedback signal directly to Channel O's feedback loop.  $\rm V_{OUT0}$  can regulate up to 4.0V output. Command  $\rm V_{OUT0}$ 's target regulation voltage by serial bus. Its initial command value at  $\rm SV_{IN}$  powerup is dictated by NVM (non-volatile memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see  $\rm V_{OUT0CFG}$ ,  $\rm V_{TRIMOCFG}$  and the Applications Information section.

 $V_{OSNS0}^-$  (E9): Channel 0 Negative Differential Voltage Sense Input. See  $V_{OSNS0}^+$ .

 $V_{ORB0}^+$  (D10): Channel 0 Positive Readback Pin. Shorted to  $V_{OSNS0}^+$  internal to the LTM4676. If desired, place a test point on this node and measure its impedance to  $V_{OUT0}$  on one's hardware (e.g., motherboard, during in circuit test (ICT) post-assembly process) to provide a means of verifying the integrity of the feedback signal connection between  $V_{OSNS0}^+$  and  $V_{OUT0}$ .

 $V_{ORBO}^-$  (E10): Channel 0 Negative Readback Pin. Shorted to  $V_{OSNSO}^-$  internal to the LTM4676. If desired, place a test point on this node and measure its impedance to GND on one's hardware (e.g., motherboard, during ICT post-assembly process) to provide a means of verifying the integrity of the feedback signal connection between  $V_{OSNSO}^-$  and GND ( $V_{OUTO}$  power return).

**V<sub>OUT1</sub> (J1-3, K1-3, L1-3, M1-3):** Channel 1 Output Voltage.

 $V_{OSNS1}$  (H9): Channel 1 Positive Voltage Sense Input. Together,  $V_{OSNS1}$  and SGND serve to kelvin-sense the  $V_{OUT1}$  output voltage at  $V_{OUT1}$ 's POL and provide the differential feedback signal directly to Channel 1's feedback loop.  $V_{OUT1}$  can regulate up to 5.4V output. Command  $V_{OUT1}$ 's target regulation voltage by serial bus. Its initial command value at  $SV_{IN}$  power-up is dictated by NVM (non-volatile

TI INFAD

memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see  $V_{OUT1CFG}$ ,  $V_{TRIM1CFG}$  and the Applications Information section.

**SGND (F7-8, G7-8):** Channel 1 Negative Differential Voltage Sense Input. See  $V_{OSNS1}$ . Additionally, SGND is the signal ground return path of the LTM4676. If desired, one may place a test point on one of the four SGND pins and measure its impedance to GND on one's hardware (e.g., motherboard, during ICT post-assembly process) to provide a means of verifying the integrity of the feedback signal connection between the other three SGND pins and GND ( $V_{OUT1}$  power return). SGND is not electrically connected to GND internal to the LTM4676. Connect SGND to GND at  $V_{OUT1}$ 's POL negative voltage sense point.

 $V_{ORB1}$  (J9): Channel 1 Positive Readback Pin. Shorted to  $V_{OSNS1}$  internal to the LTM4676. At one's option, place a test point on this node and measure its impedance to  $V_{OUT1}$  on one's hardware (e.g., motherboard, during ICT post-assembly process) to provide a means of verifying the integrity of the feedback signal connection between  $V_{OUT1}$  and  $V_{OSNS1}$ .

**V<sub>INO</sub>** (A11-12, B11-12, C11-12, D11-12, E12): Positive Power Input to Channel 0 Switching Stage. Provide sufficient decoupling capacitance in the form of multilayer ceramic capacitors (MLCCs) and low ESR electrolytic (or equivalent) to handle reflected input current ripple from the step-down switching stage. MLCCs should be placed as close to the LTM4676 as physically possible. See Layout Recommendations in the Applications Information section.

**V<sub>IN1</sub>** (H12, J11-12, K11-12, L11-12, M11-12): Positive Power Input to Channel 1 Switching Stage. Provide sufficient decoupling capacitance in the form of MLCCs and low ESR electrolytic (or equivalent) to handle reflected input current ripple from the step-down switching stage. MLCCs should be placed as close to the LTM4676 as physically possible. See Layout Recommendations in the Applications Information section.

 $SW_0$  (B10): Switching Node of Channel 0 Step-Down Converter Stage. Used for test purposes or EMI-snubbing heavier than that supported by  $SNUB_0$ . May be routed a short distance to a local test point to monitor switching

action of Channel 0, if desired, but do not route near any sensitive signals; otherwise, leave electrically isolated (open).

 $SW_1$  (L10): Switching Node of Channel 1 Step-Down Converter Stage. Used for test purposes or EMI-snubbing heavier than that supported by  $SNUB_1$ . May be routed a short distance to a local test point to monitor switching action of Channel 1, if desired, but do not route near any sensitive signals; otherwise, leave open.

**SNUB<sub>0</sub> (A5):** Access to Channel 0 Switching Stage Snubber Capacitor. Connecting an optional resistor from SNUB<sub>0</sub> to GND can reduce radiated EMI, with only a minor penalty towards power conversion efficiency. See the Applications Information section. Pin should otherwise be left open.

**SNUB**<sub>1</sub> (**M5**): Access to Channel 1 Switching Stage Snubber Capacitor. Connecting an optional resistor from SNUB<sub>0</sub> to GND can reduce radiated EMI, with only a minor penalty towards power conversion efficiency. See the Applications Information section. Pin should otherwise be left open.

**SV**<sub>IN</sub> **(F11-12):** Input Supply for LTM4676's Internal Control IC. In most applications, SV<sub>IN</sub> connects to V<sub>INO</sub> and/or V<sub>IN1</sub>, in which case no external decoupling beyond that already allocated for V<sub>INO</sub>/V<sub>IN1</sub> is required. If SV<sub>IN</sub> is operated from an auxiliary supply separate from V<sub>INO</sub>/V<sub>IN1</sub>, decouple this pin to GND with a capacitor (0.1 $\mu$ F to 1 $\mu$ F).

**INTV**<sub>CC</sub> **(F9, G9):** Internal Regulator, 5V Output. When operating the LTM4676 from  $5.75V \le SV_{IN} \le 26.5V$ , an LDO generates INTV<sub>CC</sub> from SV<sub>IN</sub> to bias internal control circuits and the MOSFET drivers of the LTM4676. No external decoupling is required. INTV<sub>CC</sub> is regulated regardless of the RUN<sub>n</sub> pin state. When operating the LTM4676 with  $4.5V \le SV_{IN} < 5.75V$ , INTV<sub>CC</sub> must be electrically shorted to SV<sub>IN</sub>.

**V**<sub>DD33</sub> **(J7):** Internally Generated 3.3V Power Supply Output Pin. This pin should only be used to provide external current for the pull-up resistors required for GPIO<sub>n</sub>, SHARE\_CLK, and SYNC, and may be used to provide external current for pull-up resistors on RUN<sub>n</sub>, SDA, SCL and ALERT. No external decoupling is required.



**V**<sub>DD25</sub> (**J6**): Internally Generated 2.5V Power Supply Output Pin. Do not load this pin with external current; it is used strictly to bias internal logic and provides current for the internal pull-up resistors connected to the configuration-programming pins. No external decoupling is required.

**ASEL (G4):** Serial Bus Address Configuration Pin. On any given I<sup>2</sup>C/SMBus serial bus segment, every device must have its own unique slave address. If this pin is left open, the LTM4676 powers up to its default slave address of 0x4F (hexadecimal), i.e., 1001111<sub>b</sub> (industry standard convention is used throughout this document: 7-bit slave addressing). The lower four bits of the LTM4676's slave address can be altered from this default value by connecting a resistor from this pin to SGND—hence configuring the 7-bit slave address of the LTM4676 to one of 16 supported values. Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state.

F<sub>SWPHCFG</sub> (H4): Switching Frequency, Channel Phase-Interleaving Angle and Phase Relationship to SYNC Configuration Pin. If this pin is left open—or, if the LTM4676 is configured to ignore pin-strap (RCONFIG) resistors, i.e., MFR\_CONFIG\_ALL[6] =  $1_b$ —then the LTM4676's switching frequency (FREQUENCY SWITCH) and channel phase relationships (with respect to the SYNC clock; MFR\_PWM\_CONFIG[2:0]) are dictated at SV<sub>IN</sub> powerup according to the LTM4676's NVM contents. Default factory values are: 500kHz operation: Channel 0 at 0°: and Channel 1 at 180°C (convention throughout this document: a phase angle of 0° means the channel's switch node rises coincident with the falling edge of the SYNC pulse). Connecting a resistor from this pin to SGND (and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] =  $0_b$ ) allows a convenient way to configure multiple LTM4676s with identical NVM contents for different switching frequencies of operation and phase interleaving angle settings of intra- and extra-module-paralleled channels—all, without GUI intervention or the need to "custom pre-program" module NVM contents. (See the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state.

**V<sub>OUTOCFG</sub>** (**G5**): Output Voltage Select Pin for  $V_{OUTO}$ , Coarse Setting. If the  $V_{OUTOCFG}$  and  $V_{TRIMOCFG}$  pins are both left open—or, if the LTM4676 is configured to ignore

pin-strap (RCONFIG) resistors, i.e., MFR\_CONFIG\_ALL[6] =  $1_h$ —then the LTM4676's target  $V_{OUTO}$  output voltage setting (VOUT\_COMMAND<sub>0</sub>) and associated powergood and OV/UV warning and fault thresholds are dictated at SV<sub>IN</sub> power-up according to the LTM4676's NVM contents. A resistor connected from this pin to SGND—in combination with resistor pin settings on V<sub>TRIMOCFG</sub>, and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] =  $0_b$ —can be used to configure the LTM4676's Channel 0 output to power-up to a VOUT COMMAND value (and associated output voltage monitoring and protection/fault-detection thresholds) different from those of NVM contents. (See the Applications Information section.) Connecting resistor(s) from  $V_{OUTOCFG}$ to SGND and/or V<sub>TRIMOCFG</sub> to SGND in this manner allows a convenient way to configure multiple LTM4676s with identical NVM contents for different output voltage settings—all without GUI intervention or the need to "custom-pre-program" module NVM contents. Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of RCONFIGs on Voltoceg/Vtrimoceg can affect the Volto range setting (MFR\_PWM\_CONFIG[6]) and loop gain.

 $m V_{TRIMOCFG}$  (H5): Output Voltage Select Pin for  $m V_{OUTO}$ , Fine Setting. Works in combination with  $m V_{OUTOCFG}$  to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of Channel 0, at  $m SV_{IN}$  power-up. (See  $m V_{OUTOCFG}$  and the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of RCONFIGs on  $m V_{OUTOCFG}/V_{TRIMOCFG}$  can affect the  $m V_{OUTO}$  range setting (MFR\_PWM\_CONFIG[6]) and loop gain.

**Vouticeg** (**G6**): Output Voltage Select Pin for V<sub>OUT1</sub>, Coarse Setting. If the V<sub>OUT1CFG</sub> and V<sub>TRIM1CFG</sub> pins are both left open—or, if the LTM4676 is configured to ignore pin-strap (RCONFIG) resistors, i.e., MFR\_CONFIG\_ALL[6] =  $1_b$ —then the LTM4676's target V<sub>OUT1</sub> output voltage setting (VOUT\_COMMAND<sub>1</sub>) and associated power good and OV/UV warning and fault thresholds are dictated at SV<sub>IN</sub> power-up according to the LTM4676's NVM contents, in precisely the same fashion that the V<sub>OUT0CFG</sub> and V<sub>TRIM0CFG</sub> pins affect the respective settings of V<sub>OUT0</sub>/Channel 0. (See V<sub>OUT0CFG</sub>, V<sub>TRIM0CFG</sub> and the Applications Information

TECHNOLOGY TECHNOLOGY

16

section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of RCONFIGs on  $V_{OUT1CFG}/V_{TRIM1CFG}$  can affect the  $V_{OUT1}$  range setting (MFR\_PWM\_CONFIG[5]) and loop gain.

 $m V_{TRIM1CFG}$  (H6): Output Voltage Select Pin for  $m V_{OUT1}$ , Fine Setting. Works in combination with  $m V_{OUT1CFG}$  to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of Channel 1, at  $m SV_{IN}$  power-up. (See  $m V_{OUT1CFG}$  and the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of RCONFIGs on  $m V_{OUT1CFG}/V_{TRIM1CFG}$  can affect the  $m V_{OUT1}$  range setting (MFR\_PWM\_CONFIG[5]) and loop gain.

**SYNC (E7):** PWM Clock Synchronization Input and Open-Drain Output Pin. The setting of the FREQUENCY\_SWITCH register dictates whether the LTM4676 is a "sync master" or "sync slave" module. When the LTM4676 is a sync master, FREQUENCY SWITCH contains the commanded switching frequency of Channels 0 and 1—in PMBus linear data format—and it drives its SYNC pin low for 500ns at a time, at this commanded rate. Whereas, a sync slave uses FREQUENCY SWITCH=0x0000 and does not pull its SYNC pin low. The LTM4676's PLL synchronizes the LTM4676's PWM clock to the waveform present on the SYNC pin—and therefore, a resistor pull-up to 3.3V is required in the application, regardless of whether the LTM4676 is a sync master or slave. EXCEPTION: driving the SYNC pin with an external clock is permissible; see the Applications Information section for details.

**SCL** (**E6**): Serial Bus Clock Open-Drain Input (Can Be an Input and Output, if Clock Stretching is Enabled). A pull-up resistor to 3.3V is required in the application for digital communication to the SMBus master(s) that nominally drive this clock. The LTM4676 will never encounter scenarios where it would need to engage clock stretching unless SCL communication speeds exceed  $100 \, \text{kHz}$ —and even then, LTM4676 will not clock stretch unless clock stretching is enabled by means of setting MFR\_CONFIG\_ALL[1] =  $1_b$ . The factory-default NVM configuration setting has MFR\_CONFIG\_ALL[1] =  $0_b$ : clock stretching disabled. If communication on the bus at

clock speeds above 100kHz is required, the user's SMBus master(s) need to implement clock stretching support to assure solid serial bus communications, and only then should MFR\_CONFIG\_ALL[1] be set to 1<sub>b</sub>. When clock stretching is enabled, SCL becomes a bidirectional, opendrain output pin on LTM4676.

**SDA (D6):** Serial Bus Data Open-Drain Input and Output. A pull-up resistor to 3.3V is required in the application.

**ALERT** (E5): Open-Drain Digital Output. A pull-up resistor to 3.3V is required in the application only if SMBALERT interrupt detection is implemented in one's SMBus system.

SHARE\_CLK (H7): Share Clock, Bidirectional Open-Drain Clock Sharing Pin. Nominally 100kHz. Used for synchronizing the time base between multiple LTM4676s (and any other Linear Technology devices with a SHARE\_CLK pin)—to realize well-defined rail sequencing and rail tracking. Tie the SHARE\_CLK pins of all such devices together; all devices with a SHARE\_CLK pin will synchronize to the fastest clock. A pull-up resistor to 3.3V is only required when synchronizing the time base between devices.

GPIO<sub>0</sub>, GPIO<sub>1</sub> (E4 and F4, Respectively): Digital, Programmable General Purpose Inputs and Outputs. Open-drain outputs and/or high impedance inputs. The LTM4676's factory-default NVM configurations for MFR GPIO PROPAGATE<sub>n</sub>—0x6893—and MFR GPIO RESPONSE<sub>n</sub>—0xC0—are such that: (1) when a channelspecific fault condition is detected—such as channel OT (overtemperature) or output UV/OV—the respective GPIO $_n$ pin pulls logic low; (2) when a non-channel specific fault condition is detected—such as input OV or control IC OT—both  $\overline{\text{GPIO}}_n$  pins pull logic low; (3) the LTM4676 ceases switching action on Channel 0 and 1 when its respective  $\overline{\mathsf{GPIO}}_n$  pin is logic low. Most significantly, this default configuration provides for graceful integration and interoperation of LTM4676 with paralleled channel(s) of other LTM4676(s)—in terms of properly coordinating efforts in starting, ceasing, and resuming switching action and output voltage regulation, in unison—all without GUI intervention or the need to "custom-preprogram" module NVM contents. Pull-up resistors from  $\overline{\mathsf{GPIO}}_n$  to 3.3V are required for proper operation in the vast majority of applications. (Only if the LTM4676's MFR GPIO RESPONSE<sub>n</sub> value were set to 0x00 might pull-ups be



unnecessary. See the Applications Information section for details.)

WP (K6): Write Protect Pin, Active High. An internal  $10\mu A$  current source pulls this pin to  $V_{DD33}$ . If WP is open circuit or logic high, only  $I^2C$  writes to PAGE, OPERATION, CLEAR\_FAULTS, MFR\_CLEAR\_PEAKS and MFR\_EE\_UNLOCK are supported. Additionally, individual faults can be cleared by writing  $1_b$ 's to bits of interest in registers prefixed with "STATUS". If WP is low,  $I^2C$  writes are unrestricted.

**RUN<sub>0</sub>, RUN<sub>1</sub> (F5 and F6, Respectively):** Enable Run Input for Channels 0 and 1, Respectively. Open-drain input and output. Logic high on these pins enables the respective outputs of the LTM4676. These open-drain output pins hold the pin low until the LTM4676 is out of reset and  $SV_{IN}$  is detected to exceed VIN\_ON. A pull-up resistor to 3.3V is required in the application. Do not pull RUN logic high with a low impedance source.

 $\mathsf{TSNS}_{0a}$ ,  $\mathsf{TSNS}_{1a}$  (D5 and J5, Respectively): Temperature Sensor Excitation and Measurement Ports for Channels 0 and 1, Respectively. Normally, connect these pins to  $\mathsf{TSNS}_{0b}$  and  $\mathsf{TSNS}_{1b}$ , respectively, to allow the LTM4676 to monitor its Channel 0 and 1 internal thermal sensors. See the Applications Information section for information on how to use  $\mathsf{TSNS}_{1a}$  to monitor an auxiliary (outside) temperature sensor, e.g., a PN junction on the die of a microprocessor.

 $\mathsf{TSNS}_{0b}$ ,  $\mathsf{TSNS}_{1b}$  (C5 and K5, Respectively): Thermal Sensor Inputs for Channels 0 and 1, Respectively. See  $\mathsf{TSNS}_{0a}$  and  $\mathsf{TSNS}_{1a}$ .

 $I_{SNS0a}^+$ ,  $I_{SNS1a}^+$  (F2 and H2, Respectively): Control IC Current Sense Positive Port Inputs—for Channels 0 and 1, respectively. Connect to  $I_{SNS0b}^+$  and  $I_{SNS1b}^+$ , respectively.

**I**<sub>SNS0b</sub><sup>+</sup>, **I**<sub>SNS1b</sub><sup>+</sup> (**F1 and H1, Respectively**): Positive Current Sense Signal Kelvin Connections for Channels 0 and 1, Respectively. See I<sub>SNS0a</sub><sup>+</sup> and I<sub>SNS1a</sub><sup>+</sup>.

I<sub>SNS0a</sub><sup>-</sup>, I<sub>SNS1a</sub><sup>-</sup> (E2 and G2, Respectively): Control IC Current Sense Negative Port Inputs for Channels 0 and 1, Respectively. Connect to I<sub>SNS0b</sub><sup>-</sup> and I<sub>SNS1b</sub><sup>-</sup>, respectively.

I<sub>SNS0b</sub><sup>-</sup>, I<sub>SNS1b</sub><sup>-</sup> (E1 and G1, Respectively): Negative Current Sense Signal Kelvin Connections for Channels 0 and 1, Respectively. See I<sub>SNS0a</sub><sup>-</sup>/I<sub>SNS1a</sub><sup>-</sup>.

**COMP**<sub>0a</sub>, **COMP**<sub>1a</sub> (E8 and H8, Respectively): Current Control Threshold and Error Amplifier Compensation Nodes for Channels 0 and 1, Respectively. The trip threshold of each channel's current comparator increases with a respective rise in  $COMP_{na}$  voltage. Small filter capacitors (22pF) internal to the LTM4676 on these COMP pins (terminated to SGND) introduce high frequency roll off of the error-amplifier response, yielding good noise rejection in the control loop. See  $COMP_{0b}/COMP_{1b}$ .

COMP<sub>0b</sub>, COMP<sub>1b</sub> (D8 and J8, Respectively): Internal Loop Compensation Networks for Channels 0 and 1, Respectively. For the vast majority of applications, the internal, default loop compensation of the LTM4676 is suitable to apply "as is", and yields very satisfactory results: apply the default loop compensation to the control loops of Channels 0 and 1 by simply connecting COMP<sub>0a</sub> to COMP<sub>0b</sub> and COMP<sub>1a</sub> to COMP<sub>1b</sub>, respectively. Whereas, when more specialized applications require a personal touch the optimization of control loop response, this can be easily accomplished by connecting (an) R-C network(s) from COMP<sub>0a</sub> and/or COMP<sub>1a</sub>—terminated to SGND—and leaving COMP<sub>0b</sub> and/or COMP<sub>1b</sub> open, as desired.

**DNC (C10, E11, H11, K10):** Do not connect these pins to external circuitry. Solder these pins only to mounting pads on the PC board for mechanical integrity. These pads must remain electrically open circuit.



### SIMPLIFIED BLOCK DIAGRAM





Figure 1. Simplified LTM4676 Block Diagram

## **DECOUPLING REQUIREMENTS** $T_A = 25^{\circ}C$ . Using Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C <sub>INH</sub>		$I_{OUT0}$ = 13A, 3 × 22 $\mu$ F, or 4 × 10 $\mu$ F $I_{OUT1}$ = 13A, 3 × 22 $\mu$ F, or 4 × 10 $\mu$ F	40	66		μF
C <sub>OUT<i>n</i>HF</sub>	External High Frequency Output Capacitor Requirement $(5.75V \le V_{IN} \le 26.5V, V_{OUT}$ Commanded to 1.000V)	I <sub>OUTO</sub> = 13A I <sub>OUT1</sub> = 13A		400 400		μF μF




## **FUNCTIONAL DIAGRAM**






## **TEST CIRCUITS**

Test Circuit 1. LTM4676 ATE High  $V_{IN}$  Operating Range Configuration, 5.75V  $\leq V_{IN} \leq 26.5V$ 



Test Circuit 2. LTM4676 ATE Low  $V_{IN}$  Operating Range Configuration,  $4.5V \le V_{IN} \le 5.75V$ 





The LTC3880 data sheet is an essential reference document for this product. To obtain it go to:

www.linear.com/LTC3880

#### POWER MODULE INTRODUCTION

The LTM4676 is a highly configurable dual 13A output standalone nonisolated switching mode step-down DC/DC power supply with built-in EEPROM NVM (nonvolatile memory) and I<sup>2</sup>C-based PMBus/SMBus 2-wire serial communication interface capable of 400kHz SCL bus speed. Two output voltages can be regulated ( $V_{OUTO}$ ,  $V_{OUT1}$ —collectively,  $V_{OUTn}$ ) with a few external input and output capacitors and pull-up resistors. Readback telemetry data of average input and output voltages and currents, Channel PWM duty cycles, and module temperatures are continually digitized cyclically by an integrated 16-bit ADC (analog-to-digital converter). Many fault thresholds and responses are customizable. Data can be autonomously saved to EEPROM when a fault occurs, and the resulting fault log can be retrieved over I<sup>2</sup>C at a later time, for analysis.

The LTM4676 provides precisely regulated output voltages (±1%) between 0.6VDC to 4VDC (V<sub>OUTO</sub>) and between 0.6VDC to 5.4VDC ( $V_{OUT1}$ ). The target output voltage can be set according to pin-strapping resistors ( $V_{OUT,nCFG}$ and/or V<sub>TRIM</sub>nCFG pins), NVM/register settings, and/or can be altered on the fly via the I<sup>2</sup>C interface. The NVM factory-default switching frequency is 500kHz and the phase-interleaving angle between its two channels is 180°. Channel switching frequency, phase angle, and phase relationship with the falling edge of the SYNC pin waveform can be configured according to a pin-strap resistor (F<sub>SWPHCFG</sub> pin) and NVM/register settings—though, not on the fly during regulation. The 7-bit I<sup>2</sup>C slave address of the module defaults to 0x4F, but the least significant four bits of the address can be altered by the presence of the ASEL resistor—yielding 16 possible slave addresses. With the exception of the ASEL pin, the module can be configured to ignore all pin-strap resistors, if desired (see MFR\_CONFIG\_ALL[6]). The slave address cannot be changed over I<sup>2</sup>C.

The LTM4676 control IC is a slightly modified version of the LTC®3880; differences between the LTC3880 and the

LTM4676's control IC are outlined in Table 1 of this data sheet—in the Applications Information section.

An indexed list of supported PMBus (I<sup>2</sup>C) and manufacturer-specific transaction command codes, register map documentation, register-by-register factory-default settings and the corresponding communication protocols, payload size and data formats for the LTM4676's control IC are provided in the LTC3880 data sheet—again, with exceptions noted in Table 1 of this data sheet. Therefore, the LTC3880 data sheet is an essential reference for all LTM4676 users.

Major features of the LTM4676 strictly from a DC/DC converter power delivery point of view are as follows:

- Up to 13A Output Current Delivery from Each of Two Integrated Power Stages (See Front Page Figure)—or Up to 26A Output, Combined (See Figure 35).
- Wide Input Voltage Range: DC/DC Step-Down Conversion from 5.75V to 26.5V Input (See Figure 44).
- DC/DC Step-Down Conversion from 4.5V to 5.75V Input, Connecting SV<sub>IN</sub> to INTV<sub>CC</sub> (See Figure 35).
- DC/DC Step-Down Conversion Possible from Less Than 4.5V Input When an Auxiliary 5V Bias Supply Powers SV<sub>IN</sub> and INTV<sub>CC</sub> (See Figure 37).
- Output Voltage Range: 0.5V to 4V on V<sub>OUT0</sub>, 0.5V to 5.4V on V<sub>OUT1</sub>. (See Figure 42 for Dual Phase Single 5V Output Operation with Reduced Telemetry.)
- Differential Remote Sensing of  $V_{OUT0}$  ( $V_{OSNS0}^+/V_{OSNS0}^-$ ) and  $V_{OUT1}$  ( $V_{OSNS1}/SGND$ ).
- Start-Up Into a Pre-Biased Load Without Sinking Current.
- Four LTM4676s Can Be Paralleled to Deliver Up to 100A (See Figure 39).
- One LTM4676 Can Be Paralleled with Three LTM4620A or LTM4630 Modules to Deliver Up to 130A; Infer Rail Status and Telemetry of Paralleled LTM4620A or LTM4630 via the Sole LTM4676 (See Figure 40.)
- Discontinuous Mode and Burst Mode Operation Available for Higher Light-Load Efficiency (MFR\_PWM\_ MODE<sub>n</sub>[1:0]).

LINEAR TECHNOLOGY

- Output Current Limit and Overvoltage Protection.
- Three Integrated Temperature Sensors, Over/Undertemperature Protection.
- Constant Frequency Peak Current Mode Control.
- Configurable Switching Frequency, 250kHz to 1MHz; Synchronizable to External Clock; Seven Configurable Channel Phase Interleaving Settings.
- Internal Loop Compensation Provided; External Loop Compensation Can Be Applied, if Preferred.
- Integrated Snubber Capacitors Enable EMI Reduction by Placing External Snubber Resistors Adjacent to the Module (see Figures 32 and 33).
- Low Profile (16mm × 16mm × 5.01mm) BGA Package Power Solution Requires Only Input and Output Capacitors; at Most, Nine Pull-Up Resistors for Open-Drain Digital Signals; at Most, Six Pull-Down Resistors to Configure All Possible Pin-Strapping Options.

Features of the LTM4676 that enable power system management, rail sequencing, and fault monitoring and reporting are as follows:

- I<sup>2</sup>C-based PMBus/SMBus 2-Wire Serial Communication Interface (SDA, SCL) with ALERT Interrupt Pin, SCL Clock Capable of 400kHz Bus Communication Speeds with Clock Low Extending—or 100kHz, Otherwise.
- Configurable Output Voltage.
- Configurable Input Undervoltage Comparators (UVLO Rising, UVLO Falling).
- Configurable Switching Frequency.
- Configurable Current Limit.
- Configurable Output Over/Undervoltage Comparators.
- Configurable Turn-On and Turn-Off Delay Times.
- Configurable Output Ramp Rise and Fall Times.
- Non-Volatile Configuration Memory (NVM EEPROM) to Configure Aforementioned Settings, and More—Yielding Standalone Operation, if Desired, and Also Enabling In-Situ Changes to the LTM4676's Configuration in Embedded Designs.

- Monitoring and Reporting of Telemetry Data: Average Output and Input Currents and Voltages, Internal Temperatures, and Power Stage Duty Cycles—Continuously Digitized Cyclically by a 16-Bit ADC.
  - Peak Observed Output Current and Voltage, Input Voltage, and Module Temperatures Can Be Polled and Cleared/Reset.
  - ADC Latency Not Greater Than 100ms, Nominal.
  - Option to Monitor One External Temperature in Lieu of Channel 1 (V<sub>OUT1</sub>) Module Power Stage Temperature.
- Monitoring, Reporting, and Configurable Response to Latching and Non-Latching Individual Fault and/or Warning Status, Including but Not Limited to:
  - · Output Over/Undervoltages.
  - Input (SV<sub>IN</sub>) Over/Undervoltages.
  - Module Input and Power Stage Output Overcurrents.
  - Module Power Stage Over/Undertemperatures.
  - Internal Control IC Overtemperature.
  - Communication, Memory and Logic (CML) Faults.
- Fault Logging Upon Detection of a Fault Condition. The LTM4676 Can Be Configured to Automatically Upload a Fault Log to Its NVM, Consisting of: an Uptime Counter, Peak Observed Telemetry, Telemetry Gathered from the Six Most Recent Rounds of Cyclical ADC Data Leading Up to the Detection of the Fault That Triggered Fault Log Writing, and Fault Status Associated with That ADC History.
- Two Configurable Open-Drain General Purpose Input/ Output Pins (GPIO<sub>0</sub>, GPIO<sub>1</sub>), Which Can Be Used for:
  - Fault Reporting, e.g., as a System Interrupt Signal.
  - Coordinating Turn-On/Off of the LTM4676 in Multiphase/Multirail Systems.
  - Propagating an Unfiltered Power Good Signal (Output of a V<sub>OUTn</sub> Undervoltage Comparator) to Command Turn-On/Off of a Downstream Rail.



- A Write Protect (WP) Pin and Configurable WRITE\_ PROTECT Register to Protect the Internal Configuration of RAM and NVM Against Unintended Changes via I<sup>2</sup>C.
- Time-Base Interconnect (SHARE\_CLK, 100kHz Heartbeat) for Synchronization in the Time Domain Between Multiple LTM4676s.
- Optional External Configuration Resistors (RCONFIGs) for Setting Start-Up Output Voltages, Switching Frequency and Channel-to-Channel Phase Interleaving Angle.
- 16 Supported Slave Addresses (0x4F Default), Configured by Resistor Pin Strapping the ASEL Pin.

# POWER MODULE CONFIGURABILITY AND READBACK DATA

This section of the data sheet describes in detail all the configurable features and readable data of the LTM4676 accessible via I<sup>2</sup>C. The relevant register name(s) are indicated by use of all capital letters, e.g., "VIN ON". Refer to the LTC3880 data sheet and Table 1 of this data sheet in order to identify the associated command code, payload size, data format and factory-default value for each register name of interest. Specific register bits of some registers are indicated with the use of brackets, i.e., "[" and "]". The least significant bit (LSB) of a register is bit number zero, indicated by "[0]". The most significant bit of a byte-long (8-bit-long) register is bit number seven, indicated by "[7]". The most significant bit (MSB) of a word-long (16-bit-long) register is bit number fifteen, indicated by "[15]". Multiple bits of a register can be alluded to with the use of a colon, e.g., bits 2, 1 and 0 of the MFR PWM CONFIG register are indicated by "MFR PWM CONFIG[2:0]". Bits can take on values of 0<sub>b</sub> or 1<sub>b</sub>. The subscripted "<sub>b</sub>" suffix indicates the number's value is in binary. Values in hexadecimal are indicated with a "0x" prefix. For example, decimal value "89" is indicated by 0x59 and 01011001<sub>b</sub> (8-bit-long values), as well as 0x0059 and  $000000001011001_h$ (16-bit-long values).

One further shorthand notion the reader will notice is the italicized "n" or "n". "n" can take on a value of 0 or 1—and provides an easy way to refer to registers which are paged commands, i.e., register names which have the same command code value but can be configured independently (or yield channel-specific telemetry) for Channel 0 (Page 0, or 0x00) vs Channel 1 (Page 1, or 0x01). Registers lacking an "n" are therefore easily identified as being global in nature, i.e., common to both Channels/ Outputs. For example, the switching frequency setting commanded by register FREQUENCY SWITCH is common to both channels, and lacks "n". Another example: the READ\_VIN register contains the digitized input voltage as seen at the SV<sub>IN</sub> pin, and SV<sub>IN</sub> is unique, i.e., common to both Channels. Whereas, the nominal commanded output voltage is indicated by the register VOUT COMMAND<sub>n</sub>. The "n" indicates that VOUT\_COMMAND can be set differently for Channel 0 vs Channel 1. Executing the PAGE Command (Command Code 0x00) with payload 0x00 sets the LTM4676 to write/read data pertaining to Channel 0 in all subsequent  $I^2C$  transactions until the Page is changed. Executing the PAGE Command with payload 0x01 sets the LTM4676 to write/read data pertaining to Channel 1 in all subsequent I<sup>2</sup>C transactions until the Page is changed. Executing the PAGE Command with payload 0xFF sets the LTM4676 to write data pertaining to Channels 0 and 1 in all subsequent I<sup>2</sup>C write transactions until the Page is changed. Reads from and writes to global registers do not require setting the Page to 0xFF. Reads from channelspecific (i.e., non-global) registers when the Page is set to 0xFF result in the LTM4676 reporting the value on Page 0x00 (i.e., Channel 0-specific data).

The list below itemizes aspects of the LTM4676 relating to power supply functions that are configurable by I<sup>2</sup>C communications—provided the state of the WP (write protect) pin and the WRITE\_PROTECT register value permit the I<sup>2</sup>C writes—and by EEPROM settings:



- Output Start-Up Voltages (VOUT\_COMMAND<sub>n</sub>), the Maximum Commandable Output Voltages (VOUT\_MAX<sub>n</sub>), Output Voltage Power Good "On" (VOUT\_PGOOD\_ON<sub>n</sub>) and "Off" (POWER\_GOOD\_OFF<sub>n</sub>) Thresholds, Output Margin High (VOUT\_MARGIN\_HIGH<sub>n</sub>) and Margin Low (VOUT\_MARGIN\_LOW<sub>n</sub>) Command Voltages, and Output Over/Undervoltage Warning and Fault Thresholds (VOUT\_OV\_WARN\_LIMIT<sub>n</sub>, VOUT\_OV\_FAULT\_LIMIT<sub>n</sub>, VOUT\_UV\_WARN\_LIMIT<sub>n</sub>, and VOUT\_UV\_FAULT\_LIMIT<sub>n</sub>). Additionally, these Values Can Be Configured at SV<sub>IN</sub> Power-Up According to Resistor-Pin Strapping of the V<sub>OUTOCFG</sub>, V<sub>TRIMOCFG</sub>, V<sub>OUT1CFG</sub> and/or V<sub>TRIM1CFG</sub> Pins, Provided MFR\_CONFIG\_ALL[6] = 0<sub>b</sub>.
- Output Voltages, On the Fly, Including Transition Rate (ΔV/Δt), VOUT\_TRANSITION\_RATE<sub>n</sub>—Either by I<sup>2</sup>C Writes to the VOUT\_COMMAND<sub>n</sub>, VOUT\_MARGIN\_HIGH<sub>n</sub>, or VOUT\_MARGIN\_LOW<sub>n</sub> Registers, and/or to the OPERATION<sub>n</sub> Register.
- Input Undervoltage-Lockout, Rising (VIN\_ON) and Input Undervoltage Lockout, Falling (VIN\_OFF), Based on the SV<sub>IN</sub> Pin Voltage.
- Switching Frequency (FREQUENCY\_SWITCH) and Channel Phase-Interleaving Angle (MFR\_PWM\_ CONFIG[2:0]). However, these Parameters Can Be Changed via I<sup>2</sup>C Communications Only When the LTM4676's Channels are Off, i.e., not Switching. Additionally, These Parameters Can Be Configured at SV<sub>IN</sub> Power-Up According to Resistor-Pin Strapping of the F<sub>SWPHCFG</sub> Pin, Provided MFR\_CONFIG\_ALL[6] = 0<sub>b</sub>.
- Output Voltage Turn On and Turn Off Sequencing and Associated Watchdog Timers, Namely:
  - Output Voltage Turn-On Delay Time (the Time Delay from the LTM4676 Being Commanded to Turn On, e.g., by the RUN<sub>n</sub> Pin Toggling from Logic Low to High, Before Switching Action Commences. TON DELAY<sub>n</sub>).
  - Output Voltage Soft-Start Ramp-Up Time (TON\_ RISE<sub>n</sub>).

- The Amount of Time (TON\_MAX\_FAULT\_LIMIT<sub>n</sub>)
   Permitted to Elapse After the LTM4676 is Commanded
   to Turn On, e.g., by the RUN<sub>n</sub> Pin Toggling from Logic
   Low to High, After Which, If the Output Voltage Fails
   to Exceed the Output Undervoltage Fault Threshold
   (VOUT\_UV\_FAULT\_LIMIT<sub>n</sub>), the LTM4676's Output
   (V<sub>OUT\_n</sub>) is Declared to Have Not Come Up in a Timely
   Manner.
- The LTM4676's Response to Any Such Aforementioned TON\_MAX\_FAULT\_LIMIT<sub>n</sub> Event (TON\_MAX\_FAULT\_RESPONSE<sub>n</sub>).
- Output Voltage Soft-Stop Ramp-Down Time (TOFF\_FALL<sub>n</sub>).
- Output Voltage Turn-Off Delay Time (the Time Delay from the LTM4676 Being Commanded to Turn Off, e.g., by the RUN<sub>n</sub> Pin Toggling from Logic High to Low, Before Switching Action Ceases. TOFF\_DELAY<sub>n</sub>).
- When Commanded to Turn Off it Output—or, When Turning Off its Output in Response to a Fault—Configuring Whether the LTM4676's Output (V<sub>OUTn</sub>) Becomes High Impedance ("High-Z" or "Three State"—turning off both MTn and MBn in the Power Stage). ("Immediate Off", ON\_OFF\_CONFIG<sub>n</sub>[0] = 1<sub>b</sub> vs Configuring the Output Voltage to Be Ramped Down According to TOFF\_FALL<sub>n</sub> and/or TOFF\_DELAY<sub>n</sub>Settings, ON\_OFF\_CONFIG<sub>n</sub>[0] = 0<sub>b</sub>).
- The Amount of Time (TOFF\_MAX\_WARN\_LIMIT<sub>n</sub>)
   Permitted to Elapse After the LTM4676 is Supposed
   to Have Turned Off its Output, i.e., at the End of the
   Period Dictated by TOFF\_FALL<sub>n</sub>, After Which, If the
   Output Voltage Has Not Fallen Below 12.5% of the
   Former Target Voltage of Regulation, the LTM4676's
   Output (V<sub>OUTn</sub>) is Declared to Have Not Powered
   Down in a Timely Manner.



- Configurable Output Voltage Restart Time. Subsequent to the RUN<sub>n</sub> Pin Being Pulled Low, the LTM4676 Pulls RUN<sub>n</sub> Logic Low, Itself, and the Output Cannot Be Restarted Until a Minimum Time Has Elapsed—the Restart Delay Time. This Delay Assures Proper Sequencing of All System Rails. The Minimum Restart Delay Processed By the LTM4676 is the Longer of (TOFF\_DELAY<sub>n</sub> + TOFF\_FALL<sub>n</sub> + 136ms) vs the Commanded MFR\_RESTART\_DELAY<sub>n</sub> Register Value. At the End of This Delay, the LTM4676 Releases its RUN<sub>n</sub> Pin.
- Configurable Fault-Hiccup Retry Delay Time. When a Fault Occurs in Which the LTM4676's Fault Response Behavior to That Fault Is to Reattempt Power-Up of its Output Voltage After Said Fault Ceases to Be Present (e.g., "Infinite Retry"), the Delay Time for the LTM4676 to Re-engage Switching Action Is the Longer of the MFR\_RETRY\_DELAY, Time vs the Time Required for the Output to Decay Below 12.5% of the Formerly Commanded Output Voltage Value (Unless This Lattermost Criteria, i.e., Requiring the Output to Decay Below 12.5% Is Negated By the Setting of MFR\_CHAN\_CONFIG, [0] to "1, "—Which is the LTM4676's Factory-NVM Default Setting).
- Output Over/Undervoltage Fault Responses (VOUT\_OV\_ FAULT\_RESPONSE<sub>n</sub>, VOUT\_UV\_FAULT\_RESPONSE<sub>n</sub>).
- Time-Averaged Current Limit Warning and Instantaneous Peak (Cycle-by-Cycle) Fault Thresholds, and Fault Response (IOUT\_OC\_WARN\_LIMIT<sub>n</sub>, IOUT\_OC\_ FAULT\_LIMIT<sub>n</sub>, IOUT\_OC\_FAULT\_RESPONSE<sub>n</sub>).
- Channel (V<sub>OUT0</sub>, V<sub>OUT1</sub>) Overtemperature Warning and Fault Thresholds, and Fault Response (OT\_WARN\_ LIMIT<sub>n</sub>, OT\_FAULT\_LIMIT<sub>n</sub>, OT\_FAULT\_RESPONSE<sub>n</sub>).
- Channel (V<sub>OUT0</sub>, V<sub>OUT1</sub>) Undertemperature Fault Thresholds and Fault Response (UT\_FAULT\_LIMIT<sub>n</sub>, UT\_FAULT\_RESPONSE<sub>n</sub>).
- Input Overvoltage Fault Threshold and Response (VIN\_OV\_FAULT\_LIMIT, VIN\_OV\_FAULT\_RESPONSE), Based on the SV<sub>IN</sub> Pin Voltage.
- Input Undervoltage Warning Threshold (VIN\_UV\_ WARN\_LIMIT) Based on the SV<sub>IN</sub> Pin Voltage.

Module Input Overcurrent Warning Threshold (IIN\_OC\_WARN\_LIMIT)

The control IC within the LTM4676 module ceases switching action if control IC temperature exceeds 160°C (Note 12). The control IC resumes operation after a 10°C cool-down hysteresis. Note that these typical parameters are based on measurements in a lab oven and are not production tested. This overtemperature protection is intended to protect the device during momentary overload conditions. The maximum rated junction temperature will be exceeded when this protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

#### TIME-AVERAGED AND PEAK READBACK DATA

Time-averaged telemetry readback data accessible via I<sup>2</sup>C communications follow:

- Channel Output Current (READ\_IOUT<sub>n</sub>) and Peak Observed Value of READ\_IOUT<sub>n</sub> (MFR\_IOUT\_PEAK<sub>n</sub>).
- Channel Output Voltage (READ\_VOUT<sub>n</sub>) and Peak Observed Value of READ\_VOUT<sub>n</sub> (MFR\_VOUT\_PEAK<sub>n</sub>).
- Channel Output Power (READ\_POUT<sub>n</sub>).
- Channel Input Current (MFR\_READ\_IIN<sub>n</sub>) and Module Input Current (READ\_IIN).
- Channel Temperatures (READ\_TEMPERATURE\_1<sub>n</sub>) and Peak Observed Values of READ\_TEMPERATURE\_1<sub>n</sub> (MFR\_TEMPERATURE\_1\_PEAK<sub>n</sub>).
- Control IC Temperature (READ\_TEMPERATURE\_2) and Peak Observed Value (MFR TEMPERATURE 2 PEAK).
- Input Voltage (READ\_VIN), Based on the Voltage of the SV<sub>IN</sub> Pin, and Peak Observed Value of READ\_VIN (MFR\_VIN\_PEAK).
- Channel Topside Power MOSFET (MTn) Duty Cycle (READ\_DUTY\_CYCLEn)

Peak observed values of telemetry readback data can be cleared with the MFR\_CLEAR\_PEAKS I<sup>2</sup>C command, provided the WRITE\_PROTECT register value permits it. (Executing MFR\_CLEAR\_PEAKS can be performed regardless of the state of the WP pin.)



Details on the LTM4676's Fault Log Feature follow:

- Fault Logging is Enabled When MFR\_CONFIG\_ALL[7] = 1<sub>b</sub>.
- A Fault Log is Present in NVM When STATUS\_MFR\_ SPECIFIC<sub>n</sub>[3]Reports "1<sub>b</sub>", Which Is Propagated to the MFR Bit (Bit 12) of the STATUS\_WORD Register.
- Retrieving Fault Log Data, if Present, Is Performed with the MFR\_FAULT\_LOG Command. 147 Bytes of Data are Retrieved Using the PMBus-Defined Variant to the SMBus Block Read Protocol.
- The Fault Log Contents in NVM, if Present, Are Cleared By Executing the MFR\_FAULT\_LOG\_CLEAR Command.
- The Fault Log Will Not Be Written if a Fault Log Is Already Present in NVM.
- The LTM4676 Can Be Forced to Write a Fault Log to Its NVM by Executing the MFR\_FAULT\_LOG\_STORE Command; the LTM4676 Will Behave as if a Channel Faulted Off. Note the command is NACKed and a CML fault is reported if a Fault Log is already present at the time of executing MFR\_FAULT\_LOG\_STORE.

When an external stimulus pulls the LTM4676's  $\overline{\text{GPIO}}_n$  pin(s) logic low, the respective channel (V<sub>OUT</sub><sub>n</sub>) either: takes no action on it, i.e., ignores it completely—if MFR\_GPIO\_RESPONSE<sub>n</sub> = 0x00; or, turns off immediately, i.e., the power stage(s) become high impedance ("inhibited")—if MFR\_GPIO\_RESPONSE<sub>n</sub> = 0xC0.

The MFR\_GPIO\_PROPAGATE<sub>n</sub> register contents configure which fault(s) cause the LTM4676 to pull its  $\overline{\text{GPIO}}_n$  pin(s) logic low.

 $I^2C$  communications are originated by the user's (system's)  $I^2C$  master device. Writes/reads to/from Channel 0 of the LTM4676 ( $V_{OUT0}$ : PAGE 0x00), to/from Channel 1 of the LTM4676 ( $V_{OUT1}$ : PAGE 0x01), or writes to both Channels 0 and 1 of the LTM4676 ( $V_{OUT0}$  and  $V_{OUT1}$ : PAGE 0xFF) are possible. The target channel(s) of interest are selected by the  $I^2C$  master by executing the PAGE command and sending the appropriate argument (0x00, 0x01, 0xFF) in the payload. The PAGE command is unrestricted, i.e., not affected by the WP pin or WRITE\_PROTECT register settings.

The LTM4676 always responds to its global slave addresses, 0x5A and 0x5B. Commands sent to the global address 0x5A act the same as if the PAGE command were set to 0xFF, i.e., received commands are written to both channels simultaneously. Commands sent to the global address 0x5B are applied to the PAGE active at the time of the global address transaction, i.e., allows channel-specific command of all LTM4676 devices on the bus.

I<sup>2</sup>C commands not listed above that relate to Fault Status and EEPROM NVM Operations follow. Writing of the following is possible provided the state of the WP (write protect) pin and the WRITE\_PROTECT register value permits the I<sup>2</sup>C writes:

- Soliciting (Reading) Module Fault Status and Clearing (Writing) Module Fault Status (CLEAR\_ FAULTS, STATUS\_BYTE<sub>n</sub>, STATUS\_WORD<sub>n</sub>, STATUS\_ VOUT<sub>n</sub>, STATUS\_IOUT<sub>n</sub>, STATUS\_INPUT, STATUS\_ TEMPERATURE<sub>n</sub>, STATUS\_CML [Communications, Memory, and/or Logic], and STATUS\_MFR\_SPECIFIC<sub>n</sub> [Miscellaneous]).
- Storing the LTM4676's User-Writable RAM Register Data to the EEPROM NVM (STORE USER ALL).
- Downloading EEPROM NVM Data to RAM Registers (RESTORE USER ALL).
- An Alternate Means to the STORE\_USER\_ALL Command to Directly Erase and Write the LTM4676's EEPROM Contents, Protected by Unlock Keys, to Facilitate Programming of the LTM4676 EEPROM in Environments Such as ICT (In-Circuit Test) and Bulk Programming by, e.g., Embedded Hardware or by the LTpowerPlay GUI. Also, a Means to Directly Read the LTM4676 EEPROM Contents (MFR\_EE\_UNLOCK, MFR\_EE\_ERASE, MFR\_EE\_DATA).
- Instigating a Reset of the LTM4676 without Power-Cycling SV<sub>IN</sub> Power (MFR\_RESET).



Other data that can be obtained from the LTM4676 via I<sup>2</sup>C communications are as follows:

- Soliciting the LTM4676 for its PMBus Capabilities, as Defined by PMBus (CAPABILITY):
  - PEC (Packet Error Checking). Note, the LTM4676 Requires Valid PEC in I<sup>2</sup>C Communications when MFR\_CONFIG\_ALL[2] = 1<sub>b</sub>. The NVM Factory-Default Configuration is MFR\_CONFIG\_ALL[2] = 0<sub>b</sub>, i.e., PEC Not Required.
  - I<sup>2</sup>C Communications Can Be Supported at Up to 400kHz SCL Bus Speed. Note, Clock Low Extending (Clock Stretching) Must Be Enabled On the LTM4676 to Ensure Robust Communications Above 100kHz SCL Bus Speeds, i.e., MFR\_CONFIG\_ALL[1] = 1<sub>b</sub>. The NVM Factory-Default Configuration is MFR\_CONFIG\_ ALL[1] = 0<sub>b</sub>, i.e. Clock Stretching is Disabled.
  - The LTM4676 Has an SMBALERT (ALERT) Pin and Does Support the SMBus ARA (Alert Response Address) Protocol.
- Soliciting the Module for the Maximum Output Voltage It Can Be Commanded to Produce (MFR\_VOUT\_MAX<sub>n</sub>).
- Soliciting the Device for the Data Format of Its Output Voltage-Related Registers (VOUT\_MODE<sub>n</sub>).
- Soliciting the Device for the Revisions of PMBus Specifications That It Supports (Part I: Rev. 1.1; Part II: Rev 1.1).
- Soliciting the Device for the Identification of the Manufacturer of the LTM4676, "LTC" (MFR\_ID) and the Manufacturer Code Representing the LTM4676 and Revision, 0x440X (MFR\_SPECIAL\_ID).
- Soliciting the Device for Its Part Number, "LTM4676" (MFR\_MODEL).
- Soliciting the Module for Its Serial Number (MFR\_SERIAL).
- The Digital Status of the LTM4676's I/O Pads and Validity of the ADC (MFR\_PADS) and WP Pin Status (MFR\_COMMON[0]).

The following list indicates other aspects of the LTM4676 relating to power system management and power sequencing that are configurable by I<sup>2</sup>C communications—provided the state of the WP (write protect) pin and the WRITE\_PROTECT register value permit the I<sup>2</sup>Cwrites—and by EEPROM settings:

- Providing Multiple Means to Read/Write Data Directly to a Particular Channel of the LTM4676 By Assigning Additional Slave Address for Channels 0 and 1 (MFR\_CHANNEL\_ADDRESS<sub>n</sub>, MFR\_RAIL\_ADDRESS<sub>n</sub>), the Benefit of Which Is That It Reduces Page Command Usage and Associated I<sup>2</sup>C Traffic. It Also Facilitates Altering the Same Register of Multiple LTM4676 in Unison without Invoking the PMBus Group Command Protocol.
- Configuring the Output Voltage to Be On or Off by Means Other Than the RUN<sub>n</sub>Pin (ON\_OFF\_CONFIG<sub>n</sub>[3], OPERATION commands)
- Configuring Whether the LTM4676 Masks PLL (Phase-Locked Loop) Out-of-Lock Faults. (MFR\_CONFIG\_ ALL[3]).
- Configuring Whether the LTM4676 Performs a CLEAR\_FAULTS Command Upon Itself When Either RUN<sub>n</sub> Pin Toggles from Logic Low to Logic High. (MFR\_CONFIG\_ALL[0]).
- Configuring Whether the LTM4676 Pulls RUN<sub>n</sub> Logic Low When the LTM4676 is Commanded Off By Other Means (MFR\_CHAN\_CONFIG<sub>n</sub>[4]).
- Configuring the Response of the LTM4676 When It Is Commanded to Turn On Its Output Prior to the Completion of Processing TOFF\_DELAY<sub>n</sub> and TOFF\_FALL<sub>n</sub> Power-Down Sequencing (MFR\_CHAN\_ CONFIG<sub>n</sub>[3]).
- Configuring Whether the LTM4676's Output Is Disabled When SHARE\_CLK Is Held Low (MFR\_CHAN\_ CONFIG<sub>n</sub>[2]).
- Configuring Whether the ALERT Pin is Pulled Low When GPIO<sub>n</sub> Is Pulled Low by External Stimulus (MFR CHAN CONFIG<sub>n</sub>[1]).

INTERPLEMENTAL TECHNOLOGY

- Setting the Value of the MFR\_IIN\_OFFSET<sub>n</sub> Registers, Representing an Estimate of the Current Drawn by the SV<sub>IN</sub> Pin. The SV<sub>IN</sub> Pin Current Is Not Measured by the LTM4676 but the MFR\_IIN\_OFFSET<sub>n</sub> Is Used in Computing and Reporting Channel and Total Module Input Currents (MFR\_READ\_IIN<sub>n</sub>, READ\_IIN).
- Three Words (Six Bytes) of the LTM4676's EEPROM That Are Available for Storing User Data. (USER\_DATA\_03<sub>n</sub>, USER\_DATA\_04).
- Invoking or Releasing Several Levels of I<sup>2</sup>C Write Protection (WRITE\_PROTECT).
- Determining Whether the User-Editable RAM Register Values Are Identical to the Contents of the User NVM (MFR\_COMPARE\_USER\_ALL).
- Setting the Programmable Output Voltage Range of V<sub>OUT</sub> to a Narrower Range (0.5V to 2.75V) in Order to Achieve a Higher Resolution of V<sub>OUT</sub> Adjustment Than Is Available by Default (MFR\_PWM\_CONFIG[6:5]). MFR\_PWM\_CONFIG Cannot Be Changed On the Fly; Switching Action Must Be Off. Note that Altering the V<sub>OUT</sub> Range Alters the Gain of the Control Loop and May Therefore Require Loop Compensation to Be Adjusted.
- Altering the Temperature Coefficient of the LTM4676's Current Sensing Elements, if Needed (MFR\_IOUT\_CAL\_ GAIN\_TC<sub>n</sub>) (Uncommon to Alter This Parameter from its NVM-Factory Default Setting).
- Altering the Gain or Offset of the Power Stage Sensors (MFR\_TEMP\_1\_GAIN<sub>n</sub> and MFR\_TEMP\_1\_OFFSET<sub>n</sub>) or That of the External Temperature Sensor, When an External Temperature Sensor Is Used On the TSNS<sub>1a</sub> Pin. (Uncommon to Alter This Parameter from its NVM-Factory Default Setting).
- Configuring Whether the LTM4676 Pulls SHARE\_CLK Logic Low When SV<sub>IN</sub> Has Fallen Outside Its UVLO Thresholds (MFR\_PWM\_CONFIG[4]). MFR\_PWM\_ CONFIG Cannot Be Changed On the Fly; Switching Action Must Be Off (Uncommon to Alter This Parameter from its NVM-Factory Default Setting).

- Configuring Whether the LTM4676's Output Voltage Digital Servos Are Active vs Disengaged (MFR\_PWM\_ MODE<sub>n</sub>[6]. Uncommon to Alter This Parameter from its NVM-Factory Default Settings).
- Configuring Whether the LTM4676's Current Limit Range is Set to High Range vs Low Range. (MFR\_PWM\_ MODE<sub>n</sub>[7]. Not Recommended to Alter This Parameter from its NVM-Factory Default Settings).

Remaining LTM4676 status that can be queried over I<sup>2</sup>C communications follow:

- Access to Three "Hand-Shaking" Status Bits (MFR\_COMMON[6:4]) to Ease Implementation of PMBus Busy Protocols, i.e., Enabling Fast and Robust System Level Communication Through Polling of These Bits to Infer LTM4676's Readiness to Act on Subsequent I<sup>2</sup>C Writes. (See PMBus Communication and Command Processing, in the Applications Information Section.)
- Providing a Means to Determine Whether the LTM4676 NVM Download to RAM Has Occurred ("NVM Initialized", MFR COMMON[3]).
- Providing a Means Other Than ARA Protocol to Determine Whether the LTM4676 is Pulling ALERT Low (MFR\_COMMON[7]).
- Detecting a SHARE\_CLK Timeout Event (MFR COMMON[1]).
- Verifying the Slave Address of the LTM4676 (MFR\_ADDRESS).

#### **POWER MODULE OVERVIEW**

A dedicated remote-sense amplifier precisely kelvinsenses  $V_{OUT0}$ 's load via the differential pin-pair formed by  $V_{OSNS0}^+$  and  $V_{OSNS0}^-$ .  $V_{OUT0}$  can be commanded to between 0.5VDC and 4.0VDC.  $V_{OUT1}$  is precision kelvin sensed via the differential pin-pair formed by  $V_{OSNS1}$  and signal ground of the module's internal control IC, SGND.  $V_{OUT1}$  can be commanded to between 0.5VDC and 5.4VDC. Output voltage readback telemetry is available over  $I^2C$  (READ\_VOUT<sub>n</sub> registers). Peak output voltage readback



telemetry is accessible in the MFR\_READ\_VOUT\_PEAK $_n$  registers. If  $V_{OSNS0}^-$  exceeds  $V_{OSNS}^+$ , no phase reversal of the differentially-sensed output voltage feedback signal occurs (Note 12). Similarly, no phase reversal occurs when SGND exceeds  $V_{OSNS1}$  (Note 12).

The typical application schematic is shown in Figure 44 on the back page of this data sheet.

The LTM4676 can operate from input voltages between 5.75V and 26.5V (see front page figure). In this configuration, INTV<sub>CC</sub> MOSFET driver and control IC bias is generated internally by an LDO fed from SV<sub>IN</sub> to produce 5V at up to 100mA peak output current. Additional internal LDOs—3.3V ( $V_{DD33}$ ), derived from INTV<sub>CC</sub>, and 2.5V (V<sub>DD25</sub>), derived from V<sub>DD33</sub>—bias the LTM4676's digital circuitry. When INTV<sub>CC</sub> is connected to SV<sub>IN</sub>, the LTM4676 can operate from input voltages between 4.5V and 5.75V (see Figure 35). Control IC bias (SV<sub>IN</sub>) is routed independent of the inputs to the power stages  $(V_{INO}, V_{IN1})$ ; this enables step-down DC/DC conversion from less than 4.5V input (see Figure 37), so long as auxiliary power (4.5V ~ 26.5V) is available to bias the control IC appropriately. Furthermore, the inputs of the two power stages are not connected together internal to the module; therefore, DC/ DC step-down conversion from two different source power supplies can be performed.

Per Note 6 of the Electrical Characteristics section, the output current may require derating for some operating scenarios. Detailed derating guidance is provided in the Applications Information section.

The LTM4676 contains dual integrated constant frequency current mode control buck regulators (Channel 0 and Channel 1) whose built-in power MOSFETs are capable of fast switching speed. The factory NVM-default switching frequency clocks SYNC at 500kHz, to which the regulators synchronize their switching frequency. The default phase-interleaving angle between the channels is 180°. A pin-strapping resistor on F<sub>SWPHCFG</sub> configures the frequency of the SYNC clock (switching frequency) and the channel phase relationship of the channels to each other and with respect to the falling edge of the SYNC signal. (Not all possible combinations of switching frequency and phase-angle assignments are settable by resistor pin programming; see Table 4. Configure the LTM4676's

NVM to implement settings not available by resistor-pin strapping.) When a  $F_{SWPHCFG}$  pin-strap resistor sets the channel phase relationship of the LTM4676's channels, the SYNC clock is not driven by the module; instead, SYNC becomes strictly a high impedance input and channel switching frequency is then synchronized to SYNC provided by an externally-generated clock or sibling LTM4676 with pull-up resistor to  $V_{DD33}$ . Switching frequency and phase relationship can be altered via the  $I^2C$  interface, but only when switching action is off, i.e., when the module is not regulating either output. See the Applications Information section for details.


Internal feedback loop compensation for Regulator 0 is available by connecting COMP<sub>0a</sub> to COMP<sub>0b</sub>. (For Regulator 1, the connection is from COMP<sub>1a</sub> to COMP<sub>1b</sub>.) With current mode control and internal feedback loop compensation, the LTM4676 module has sufficient stability margins and good transient performance with a wide range of output capacitors—even all-ceramic MLCCs. Table 20 provides guidance on input and output capacitors recommended for many common operating conditions. The Linear Technology uModule Power Design Tool is available for transient and stability analysis. Furthermore, expert users who prefer to not make use of the module's internal feedback loop compensation—but instead, tailor the feedback loop compensation specifically for his/her application—may do so by not connecting  $COMP_{na}$  to  $COMP_{nb}$ : the personalized loop compensation network can be applied externally, i.e., from  $COMP_{na}$  to SGND, and leaving COMP<sub>nb</sub> open circuit.

The LTM4676 has two general purpose input/output pins, named  $\overline{\text{GPIO}}_0$  and  $\overline{\text{GPIO}}_1$ . The behavior of these pins is configurable via registers MFR\_GPIO\_PROPAGATE, and MFR\_GPIO\_RESPONSE,. The  $\overline{\text{GPIO}}_n$  pins are high impedance during NVM-download-to-RAM initialization. These pins are intended to perform one of two primary functions, or a hybrid of the two: behave as open-drain, active low fault/warning indicators; and/or, behave as auxiliary RUN pins for their respective V<sub>OUT</sub>s. In the former case, the pins can be configured as interrupt pins, pulling active low when output under/overvoltage, input under/overvoltage, input/output overcurrent, overtemperature, and/or communication, memory or logic (CML) fault or warning events are detected by the LTM4676. Factory



NVM-default settings configure the LTM4676 for the latter case, enabling the  $\overline{\mathsf{GPIO}}_n$  to be bussed to paralleled siblings (paralleled LTM4676 channels and/or modules), for purposes of coordinating orderly power-up and powerdown, i.e., in unison. The LTM4676 DC/DC regulator does not feature a traditional "power good" (PGOOD) indicator pin to indicate when the output voltage is within a few percent of the target regulation point. However, the  $\overline{\mathsf{GPIO}}_n$  pin can be configured as a PGOOD indicator. If used for eventbased sequencing of downstream rails, configure  $\overline{\mathsf{GPIO}}_n$ as the unfiltered output of the VOUT\_UV\_FAULT\_LIMIT\_n comparator, setting Bit 12 of MFR\_GPIO\_PROPAGATE<sub>n</sub> to "1<sub>h</sub>"; do not set Bits 9 and 10 of MFR\_GPIO\_PROPAGATE<sub>n</sub> for this purpose, since the propagation of power good in those latter instances is subject to the ADC's latency of up to 100ms, nominal. If it is necessary to have the desired PGOOD polarity appear on the  $\overline{\text{GPIO}}_n$  pin immediately upon SV<sub>IN</sub> power-up—given that the pin will initially be high impedance, until NVM contents have downloaded to RAM—a pull-down Schottky diode is needed between the RUN<sub>n</sub> pin of the LTM4676 and the respective  $\overline{\mathsf{GPIO}}_n$ pin. (See Figure 2.) If the  $\overline{\mathsf{GPIO}}_n$  pin is configured as a PGOOD indicator, the MFR\_GPIO\_RESPONSE<sub>n</sub> must be set to "ignore" (0x00), or else the LTM4676 cannot start up due to the latch-off conditions imposed.

Voltage Based Sequencing by Cascading  $\overline{\text{GPIO}_n}$  Pins Into RUN, Pins (MFR\_GPIO\_PROPAGATE = XXX1X00XX00XXXXX<sub>b</sub> and MFR\_GPIO\_RESPONSE = 0x00)



NOTE: RESISTOR OR RC PULL-UPS ON RUN, AND  $\overline{\text{GPIO}}_n$  PINS NOT SHOWN \*OPTIONAL SIGNAL SCHOTTKY DIODE. ONLY NEEDED WHEN ACCURATE PGOOD (POWER GOOD) INDICATION IS REQURED BY THE SYSTEM/USER IMMEDIATELY AT SVIN POWER UP

Figure 2. Event (Voltage) Based Sequencing

The RUN $_n$  pin is a bidirectional open-drain pin. This means it should never be driven logic high from a low impedance source. Instead, simply provide a 10k pull-up resistor from the RUN $_n$  pins to V $_{\rm DD33}$ . The LTM4676 pulls its RUN $_n$  pin logic low during NVM-download-to-RAM initialization, when SV $_{\rm IN}$  is below the commanded undervoltage lockout voltage (VIN $_{\rm ON}$ , rising and VIN $_{\rm OFF}$ , falling), and subsequent to external stimulus pulling RUN low—for a minimum time dictated by MFR $_{\rm RESTART}$ \_DELAY $_n$ . Bussing the respective RUN $_n$  and  $\overline{\rm GPIO}_n$  pins to sibling LTM4676 modules enables coordinated power-up/power-down to be well orchestrated, i.e., performing turn-on and turn-off in a unified fashion.

When RUN<sub>n</sub> exceeds 2V, the LTM4676 initially idles for a time dictated by the TON\_DELAY<sub>n</sub> register. After the TON\_DELAY<sub>n</sub> time expires, the module begins ramping up the respective control loop's internal reference, starting from OV. In the absence of a pre-biased  $V_{OLIT}$ condition, the output voltage is ramped linearly from OV to the commanded target voltage, with a ramp-up time dictated by the TON\_RISE<sub>n</sub> register. In the presence of a pre-biased  $V_{OLIT}$  condition, the output voltage is brought into regulation in the same manner as aforementioned, with the exception that inductor current is prevented from going negative (the module's controller operated in discontinuous mode operation during start-up). In both cases, the output voltage reaches regulation in a consistent time, as measured with respect to RUN<sub>n</sub> toggling high. See start-up oscilloscope shots in the Typical Performance Characteristics section.

Pulling the RUN<sub>n</sub> pin below 1.4V turns off the DC/DC converter, i.e., forces the respective regulator into a shutdown state. Factory NVM-default settings configure the LTM4676 to turn off its power stage MOSFETs immediately, thereby becoming high impedance. The output voltage then decays according to whatever output capacitance and load impedance is present. Alternatively, NVM/register settings can configure the LTM4676 to actively discharge V<sub>OUTn</sub> when RUN<sub>n</sub> is pulled logic low, according to prescribed TOFF\_DELAY<sub>n</sub> delay and TOFF\_FALL<sub>n</sub> ramp-down times. See the Applications Information section for details. The LTM4676 does not feature an explicit, analog TRACK pin. Rail-to-rail tracking and sequencing is handled digitally, as explained previously.



Bussing the open-drain SHARE\_CLK pins of all LTM4676s (and providing a pull-up resistor to  $V_{DD33}$ ) provides a means for all LTM4676s in the system to synchronize their time-base (or "heartbeat") to the fastest SHARE\_CLK clock. Sharing the heartbeat amongst all LTM4676 ensures that all rails are sequenced according to expectations; it negates timing errors that could otherwise materialize due to SHARE\_CLK (time-base) tolerance and part-to-part variation.

Electrically connect adjacent pins  $I_{SNS0a}^+$  to  $I_{SNS0b}^+$ ;  $I_{SNS0a}^-$  to  $I_{SNS0b}^-$ ;  $I_{SNS1a}^+$  to  $I_{SNS1b}^+$ ; and  $I_{SNS1a}^-$  to  $I_{SNS01b}^-$ . Current sense information is derived from across the power inductors ( $I_{SNSnb}^+$ / $I_{SNSnb}^-$ pin-pairs) internal to the LTM4676 and made available to the internal control IC's current control loops and ADC sensors ( $I_{SNSna}^+$ / $I_{SNSna}^-$ ) by the aforementioned connections. Output current readback telemetry is available over  $I^2C$  (READ\_IOUT\_n registers). Peak output current readback telemetry is available in the MFR\_READ\_IOUT\_PEAK\_n registers.

Output power readback is computed by the LTM4676 according to:

$$READ_POUT_n = READ_VOUT_n \bullet READ_IOUT_n$$

Alternating excitation currents of 2µA and 30µA are sourced from each of the  $TSNS_{0a}$  and  $TSNS_{1a}$  pins. Connecting TSNS $_{0a}$  to TSNS $_{0b}$ , and then TSNS $_{1a}$  to TSNS $_{1b}$ , temperature sensing of the Channel 0 and Channel 1 power stages is realized by the LTM4676 digitizing the voltages that appear at the PNP transistor temperature sensors that reside at pins  $TSNS_{0b}$  and  $TSNS_{1b}$ , respectively. The LTM4676 performs what is known in the industry as delta VBE ( $\Delta$ VBE) computations and makes channel (power stage) temperature telemetry available over I<sup>2</sup>C (READ\_TEMPERATURE\_1<sub>n</sub>). The junction temperature of the control IC within the LTM4676 is also available over I<sup>2</sup>C (READ\_TEMPERATURE\_2). Observed peak Channel temperatures can be read back in registers READ\_MFR\_TEMPERATURE\_1\_PEAK<sub>n</sub>. Observed peak temperature of the control IC can be read back in register MFR READ TEMPERATURE 2 PEAK.

For a fixed load current, the amplitude of the current sense information changes over temperature due to the temperature coefficient of copper (inductor DCR), which is approximately 3900ppm/°C. This would introduce significant current readback error over the operating range of the module if not for the fact that the LTM4676's temperature readback information is used in conjunction with the perceived current sense signal to yield temperature-corrected current readback data.

If desired, it is possible to use only the temperature readback information derived from the TSNS<sub>0a</sub>/TSNS<sub>0h</sub> pins to yield temperature-corrected current readback data for both Channels 0 and 1. This frees up the Channel 1 temperature sensor to monitor a temperature sensor external to the LTM4676. This is achieved by setting MFR\_PWM\_MODE\_LTM4676<sub>0</sub>[3] = 1 (the NVM-factory default value is 0). This degrades the current readback accuracy of Channel 1-more so when Channel 0 and Channel 1 are not paralleled outputs. However, the TSNS<sub>1a</sub> pin becomes available to be connected to an external diodeconnected small-signal PNP transistor (such as 2N3906) and 10nF X7R capacitor, i.e., an external temperature sensor, whose temperature readback data and peak value is available over I<sup>2</sup>C (READ TEMPERATURE 1<sub>1</sub>, MFR\_READ\_TEMPERATURE\_1\_PEAK<sub>1</sub>). Details on how to connect an external temperature sensor and 10nF capacitor to the TSNS<sub>1a</sub> pin are detailed in the LTC3880 data sheet (the TSNS<sub>1a</sub> pin of the LTM4676 is the TSNS<sub>1</sub> pin of LTM4676's internal control IC).

Power stage duty cycle readback telemetry is available over  $I^2C$  (READ\_DUTY\_CYCLE<sub>n</sub> registers). Computed channel input current readback is computed by the LTM4676 as:

 $MFR_READ_IIN_n = READ_DUTY_CYCLE_n \bullet READ_IOUT_n + MFR_IIN_OFFSET_n$ 

Computed module input current readback is computed by the LTM4676 as:

READ\_IIN=MFR\_READ\_IIN<sub>0</sub>+MFR\_READ\_IIN<sub>1</sub>

where MFR\_IIN\_OFFSET<sub>n</sub> is a register value representing the  $SV_{IN}$  input bias current. The  $SV_{IN}$  current is not digitized by the module. The factory NVM-default value of MFR\_IIN\_OFFSET<sub>n</sub> is 30.5mA, representing the contribution of current drawn by each of the module's

LINEAR TECHNOLOGY

channels on the  $SV_{IN}$  pin, when the power stages are operating in forced continuous mode at the factory-default switching frequency of 500kHz. See Table 8 in the Applications Information section for recommended MFR\_IIN\_OFFSET<sub>n</sub> setting vs Switching Frequency. The aforementioned method by which input current is calculated yields an accurate current readback value even at light load currents, but only as long as the module is configured for forced continuous operation (NVM-factory default).  $SV_{IN}$  and peak  $SV_{IN}$  readback telemetry is accessible via  $I^2C$  in the READ\_VIN and MFR\_VIN\_PEAK registers, respectively.

The power stage switch nodes are brought out on the  $SW_n$  pin for functional operation monitoring and for optional installation of a resistor-capacitor snubber circuit (terminated to GND) for reduced EMI. Internal 2.2nF snubber capacitors connected directly to the switch nodes further facilitate implementation of a snubber network, if desired. See the Application Information section for details.

The LTM4676 features a write protect (WP) pin. If WP is open circuit or logic high, I<sup>2</sup>C writes are severely restricted: only I<sup>2</sup>C writes to the PAGE, OPERATION, CLEAR\_FAULTS, MFR\_CLEAR\_PEAKS, and MFR\_EE\_UNLOCK commands are supported, with the exception that individual fault bits can be cleared by writing a "1<sub>b</sub>" to the respective bits in the STATUS\_\* registers. Register reads are never restricted. Not to be confused with the WP pin, the LTM4676 features a WRITE\_PROTECT register, which is also used to restrict I<sup>2</sup>C writes to register contents. Refer to the LTC3880 data sheet for details. The WP pin and the WRITE\_PROTECT register provide a level of protection against accidental changes to RAM and EEPROM contents.

The LTM4676 supports up to 16 possible slave addresses. The factory NVM-default slave address is 0x4F. The lower four bits of the LTM4676's slave address can be altered from this default value by connecting a resistor from this pin to SGND. See Table 5 in the Applications Information section for details.

Up to four LTM4676 modules (8 channels) can be paralleled, suitable for powering ~100A loads such as CPUs and GPUs. (See Figure 39.) The LTM4676 can be paralleled with LTM4620A or LTM4630 modules, as well (see Figures 40 and 41).

#### **EEPROM**

The LTM4676's control IC contains an internal EEPROM (non-volatile memory, NVM) to store configuration settings and fault log information. EEPROM endurance retention and mass write operation time are specified in the Electrical Characteristics and Absolute Maximum Ratings sections. Write operations at  $T_J > 85$ °C are possible although the Electrical Characteristics are not guaranteed and the EEPROM retention characteristics may be degraded. Read operations performed at junction temperatures between 85°C and 125°C do not degrade the EEPROM. The fault logging function, which is useful in debugging system problems that may occur at high temperatures, only writes to fault log-specific EEPROM locations (partitions). If occasional writes to these registers occur above 85°C junction, the slight degradation in the data retention characteristics of the fault log does not undermine the usefulness of the function.

It is recommended that the EEPROM not be written when the control IC die temperature is greater than 85°C. If the die temperature exceeds 130°C, the LTM4676's control IC disables all EEPROM write operations. EEPROM write operations are subsequently re-enabled when the die temperature drops below 125°C.

#### ADDITIONAL INFORMATION

An even more detailed account of the operation of the LTM4676's internal control IC can be perused in the LTC3880 data sheet. Be reminded of the differences between the LTM4676's control IC and the LTC3880, per Table 1.

Operational topics discussed in the LTC3880 data sheet not covered here—but are equally applicable to the LTM4676—follow:

- Bus Timeout Failure.
- Similarities Between PMBus, SMBus, and I<sup>2</sup>C 2-Wire Interface.
- The PMBus Serial Digital Interface and Timing Diagrams.
- PMBus Data Format Terminology.
- Protocols for Reading/Writing to PMBus Registers of the LTM4676/LTC3880 Control ICs, Over I<sup>2</sup>C/SMBus.



#### APPLICATIONS INFORMATION

The LTC3880 data sheet is an essential reference document for this product. To obtain it go to:

www.linear.com/LTC3880

#### LTM4676 CONTROL IC DIFFERENCES FROM LTC3880

The LTM4676 control IC is a slightly modified version of the LTC3880; differences between the LTC3880 and the LTM4676's control IC are summarized in Table 1. As such, it should stand to reason that the LTC3880 data sheet is a valuable reference document for the LTM4676 user, especially for newcomers to the PMBus suite of commands/command codes (registers) and working with I<sup>2</sup>C/SMBus 2-wire interface.

Apart from exceptions noted in Table 1, the PMBus commands codes (registers) supported by the LTM4676 are identical in scope and data format to that of the LTC3880's. Refer to LTC3880's PMBus Command Summary and PMBus Command Details data sheet sections for detailed information on the supported command codes.

Note that the LTC3880 RCONFIG (resistor pin-strapable) pins require resistor networks from  $V_{DD25}$  to SGND, whereas the LTM4676 integrates the "top" resistors and therefore only requires pull-down (termination) resistors to SGND. As a result, the resistor pin-strap tables for the LTM4676 differ from the LTC3880. Additionally, the LTM4676's  $F_{SWPHCFG}$  pin-strap options have been slightly modified compared to LTC3880's FREQ\_CFG pin-strap options. Refer to Tables 2 to 5 in this data sheet for details.

The typical LTM4676 application circuit is shown in Figure 44 on the back page of this data sheet.

External capacitor selection is primarily determined by the maximum load current and output voltage. Refer to Table 20 for specific external capacitor requirements for particular applications. Note that up to nine pull-up resistors are required for proper operation of the LTM4676:

- Three for the SMBus/I<sup>2</sup>C interface (the SCL, SDA, and ALERT pins); two, only if the system SMBus host does not make use of the ALERT interrupt.
- One each for the RUN<sub>0</sub> and RUN<sub>1</sub> pins (or, just one to RUN<sub>0</sub> and RUN<sub>1</sub>, if RUN<sub>0</sub> and RUN<sub>1</sub> are electrically connected together).
- One each for GPIO<sub>0</sub> and GPIO<sub>1</sub> (or, just one to GPIO<sub>0</sub> and GPIO<sub>1</sub>, if GPIO<sub>0</sub> and GPIO<sub>1</sub> are electrically connected together).
- One on SHARE\_CLK, required, for the LTM4676 to establish a heartbeat time base for timing-related operations and functions (output voltage ramp-up timing, voltage margining transition timing, SYNC open-drain drive frequency).
- One on SYNC, in order for the LTM4676 to phase lock to the frequency generated by the open-drain output of its digital engine. EXCEPTION: in some applications, it is desirable to drive the LTM4676's SYNC pin with a hard-driven (low impedance) external clock. This is the only scenario where the LTM4676 does not require a pull-up resistor on SYNC. However, be aware that the SYNC pin can be low impedance during NVM initialization, i.e., during download of EEPROM contents to RAM (for ~50ms [Note 12] after SV<sub>IN</sub> power is applied). Therefore, the hard-driven clock signal should only be applied to the LTM4676 SYNC pin through a series resistor whose impedance limits current into the SYNC pin during NVM initialization to less than 10mA. Furthermore, any clock signal should be provided prior to the RUN<sub>n</sub> pins toggle from logic low to logic high, or else the switching frequency of the LTM4676 will start off at the low end of its PLL-capture range (~225kHz) until the SYNC clock becomes established.



## **APPLICATIONS INFORMATION**

Table 1. Summary of Supported Commands and Differences Between the LTM4676's Control IC and the LTC3880 (Items of Greatest Significance Indicated by Gray-Shaded Cells; Common Commands, Values and Attributes Indicated by Non-Shaded, Merged Cells)

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	LTC3880 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	LTM4676 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	
FREQ <sub>CFG</sub> (or F <sub>SWPHCFG</sub> ) Pin-Strap Options	N/A	Switching frequency and phase- angle pin-strap table.	Look-up table for pin-strapping options on setting Channel phase angles and power-up switching frequency is different. FREQ <sub>CFG</sub> pin on the LTC3880; F <sub>SWPHCFG</sub> pin on the LTM4676. See Table 4 of this data sheet.		
PAGE <sub>n</sub>	0x00	Channel or page currently targeted for paged communications.	No difference: 0x00, read/write, non-paged, not stored in NVM.		
OPERATION <sub>n</sub>	0x01	Operating mode control. On/off, margin high and margin low.	No difference: 0x80, read/write, paged, stored in user-editable NVM.		
ON_OFF_CONFIG <sub>n</sub>	0x02	$RUN_n$ pin and $On/Off$ Configuration.	Ox1E, read/write, paged, stored in user-editable NVM.  Ox1F, read/write, paged, stored user-editable NVM.		
CLEAR_FAULTS	0x03	Clear any fault bits that have been set.	No difference: default value not applicable, send byte only, non-paged, not stored in NVM.		
WRITE_PROTECT	0x10	Level of protection provided by the device against accidental changes.	No difference: 0x00, read/write, non-paged, stored in user-editable NVM.		
STORE_USER_ALL	0x15	Store user operating memory to EEPROM (user-editable NVM).	No difference: default value not applicable, send byte only, non-paged, not stored in NVM.		
RESTORE_USER_ ALL	0x16	Restore user operating memory from EEPROM.	No difference: default value not applicable, send byte only, non-paged, not stored in NVM.		
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	No difference: 0xB0, read-only, non-paged, not stored in NVM.		
VOUT_MODE <sub>n</sub>	0x20	Output voltage format/exponent.	No difference: $0x14$ ( $2^{-12}$ ), read-only, paged, not stored in NVM.		
VOUT_COMMAND <sub>n</sub>	0x21	Nominal output voltage set point.	No difference: 0x1000 (1.000V), read/write, paged, stored in user-editable NVM.		
VOUT_MAX <sub>n</sub>	0x24	The upper limit on the commandable output voltage.	Page 0x00: 0x4189 (4.096V). Page 0x01: 0x5800 (5.500V). Read/write, paged, stored in usereditable NVM.	Page 0x00: 0x4000 (4.000V). Page 0x01: 0x5666 (5.400V). Read/write, paged, stored in user- editable NVM.	
VOUT_MARGIN_ HIGH <sub>n</sub>	0x25	Margin high output voltage set point. Must be greater than VOUT_COMMAND <sub>n</sub> .	No difference: 0x10CD (1.050V), read/write, paged, stored in user-editable NVM.		
VOUT_MARGIN_ LOW <sub>n</sub>	0x26	Margin low output voltage set point. Must be less than VOUT_COMMAND <sub>n</sub> .	No difference: 0x0F33 (0.950V), read/write, paged, stored in user-editable NVM.		
VOUT_TRANSITION_ RATE <sub>n</sub>	0x27	The rate at which the output voltage changes when $VOUT_n$ is commanded to a new value via $I^2C$ .	0xAA00 (0.25V/ms), read/write, paged, stored in user-editable NVM.	0x8042 (0.001V/ms). Read/write, paged, stored in user-editable NVM.	
FREQUENCY_ SWITCH	0x33	The switching frequency setting.	0xFABC (350kHz), read/write, non-paged, stored in user-editable NVM.	0xFBE8 (500kHz), read/write, non-paged, stored in user-editable NVM.	
VIN_ON	0x35	The undervoltage lockout (UVLO)-rising threshold.	0xCB40 (6.5V), as monitored on the LTC3880's "V <sub>IN</sub> " pin, read/write, non-paged, stored in user-editable NVM.  0xCACO (5.500V), as monitored the LTM4676's "SV <sub>IN</sub> " pin, rewrite, non-paged, stored in u editable NVM.		
VIN_OFF	0x36	The undervoltage lockout (UVLO)-falling threshold.	0xCB00 (6.0V) , as monitored on the LTC3880's "V <sub>IN</sub> " pin, read/write, non-paged, stored in user-editable NVM.	0xCAA0 (5.250V) , as monitored on the LTM4676's "SV <sub>IN</sub> " pin, read/write, non-paged, stored in usereditable NVM.	



## **APPLICATIONS INFORMATION**

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	LTC3880 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	LTM4676 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES		
IOUT_CAL_GAIN <sub>n</sub>	0x38	The ratio of the voltage at the control IC's current-sense pins to the sensed current, in $m\Omega$ , at 25°C.	1.8m $\Omega$ , read/write, paged, stored in user-editable NVM.	Trimmed at ATE, read-only, stored in factory-only NVM.		
VOUT_OV_FAULT_ LIMIT <sub>n</sub>	0x40	Output overvoltage fault limit.	No difference: 0x119A (1.100V), read/write, paged, stored in user-editable NVM.			
VOUT_OV_FAULT_ RESPONSE <sub>n</sub>	0x41	Action to be taken by the device when an output overvoltage fault is detected.	No difference: 0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.			
VOUT_OV_WARN_ LIMIT <sub>n</sub>	0x42	Output overvoltage warning threshold.	0x1133 (1.075V), read/write, paged, stored in user-editable NVM.	0x111F (1.070V), read/write, paged, stored in user-editable NVM.		
VOUT_UV_WARN_ LIMIT <sub>n</sub>	0x43	Output undervoltage warning threshold.	0x0ECD (0.925V), read/write, paged, stored in user-editable NVM.	0x0EE1 (0.930V), read/write, paged, stored in user-editable NVM.		
VOUT_UV_FAULT_ LIMIT <sub>n</sub>	0x44	Output undervoltage fault limit.	No difference: 0x0E66 (0.900V), read/write, paged, stored in user-editable NVM.			
VOUT_UV_FAULT_ RESPONSE <sub>n</sub>	0x45	Action to be taken by the device when an output undervoltage fault is detected.	No difference: 0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.			
IOUT_OC_FAULT_ LIMIT <sub>n</sub>	0x46	Output overcurrent fault threshold (cycle-by-cycle inductor peak current).	0xDBB8 (29.75A), read/write, paged, stored in user-editable NVM.	OxDADB (22.84A), read/write, paged, stored in user-editable NVM.		
IOUT_OC_FAULT_ RESPONSE <sub>n</sub>	0x47	Action to be taken by the device when an output overcurrent fault is detected.	No difference: 0x00 (try to regulate through the fault condition/event; limit the cycle-by-cycle peak of the inductor current to not exceed the commanded IOUT_OC_FAULT_LIMIT), read/write, paged, stored in user-editable NVM.			
IOUT_OC_WARN_ LIMIT <sub>n</sub>	0x4A	Output overcurrent warning threshold (time-averaged inductor current).	0xDA80 (20.00A), read/write, paged, stored in user-editable NVM.	0xD3E6 (15.59A), read/write, paged, stored in user-editable NVM.		
OT_FAULT_LIMIT <sub>n</sub>	0x4F	Overtemperature fault threshold.	0xEB20 (100°C), read/write, paged, stored in user-editable NVM.	0xF200 (128°C), read/write, paged, stored in user-editable NVM.		
OT_FAULT_ RESPONSE <sub>n</sub>	0x50	Action to be taken by the device when an overtemperature fault is detected via TSNS <sub>na</sub> (TSNS <sub>n</sub> ).	No difference: 0xB8 (non-latching shuremoval), read/write, paged, stored in	l-latching shutdown; autonomous restart upon fault ged, stored in user-editable NVM.		
OT_WARN_LIMIT <sub>n</sub>	0x51	Overtemperature warning threshold.	0xEAA8 (85°C), read/write, paged, stored in user-editable NVM.	0xEBE8 (125°C), read/write, paged, stored in user-editable NVM.		
UT_FAULT_LIMIT <sub>n</sub>	0x53	Undertemperature fault threshold.	0xE580 (-40°C), read/write, paged, stored in user-editable NVM.	0xE530 (-45°C), read/write, paged, stored in user-editable NVM.		
UT_FAULT_ RESPONSE <sub>n</sub>	0x54	Response to undertemperature fault events.	0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.	0x00 (ignore; continue without interruption), read/write, paged, stored in user-editable NVM, read/write, paged, stored in user-editable NVM.		
VIN_OV_FAULT_ LIMIT	0x55	Input supply (SV <sub>IN</sub> ) overvoltage fault limit.	0xD3E0 (15.5V), read/write, non-paged, stored in user-editable NVM.	0xDB60 (27.0V), read/write, non-paged, stored in user-editable NVM.		
VIN_OV_FAULT_ RESPONSE <sub>n</sub>	0x56	Response to input overvoltage fault events.	0x80 (latched-off shutdown), read/ write, paged, stored in user-editable NVM.	0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.		
VIN_UV_WARN_ LIMIT	0x58	Input undervoltage warning threshold.	0xCB26 (6.297V), read/write, non-paged, stored in user-editable NVM.	0xCAA6 (5.297V), read/write, non-paged, stored in user-editable NVM.		



PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	LTC3880 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	LTM4676 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES		
IIN_OC_WARN_ LIMIT	0x5D	Input supply overcurrent warning threshold.	0xD280 (10A), read/write, non- paged, stored in user-editable NVM.	0xD300 (12A), read/write, non- paged, stored in user-editable NVM.		
POWER_GOOD_ON <sub>n</sub>	0x5E	Output voltage at or above which a power good should be asserted.	No difference: 0x0EE1 (0.9299V), read/write, paged, stored in user-editable NVM.			
POWER_GOOD_OFF <sub>n</sub>	0x5F	Output voltage at or below which a power good should be de-asserted.	No difference: 0x0EB8 (0.9199V), read NVM.	d/write, paged, stored in user-editable		
TON_DELAY <sub>n</sub>	0x60	Time from RUN <sub><math>n</math></sub> and/or OPERATION <sub><math>n</math></sub> on to output rail turn-on.	No difference: 0x8000 (0ms), read/wri NVM.	ite, paged, stored in user-editable		
TON_RISE <sub>n</sub>	0x61	Time from when the output voltage reference starts to rise until it reaches its commanded setting.	0xD200 (8ms), read/write, paged, stored in user-editable NVM.	0xC300 (3ms), read/write, paged, stored in user-editable NVM.		
TON_MAX_FAULT_ LIMIT <sub>n</sub>	0x62	Turn-on watchdog timeout fault threshold (time permitted for VOUT, to reach or exceed VOUT, UV_FAULT_LIMIT, after turn-on command is received).	0xD280 (10ms), read/write, paged, stored in user-editable NVM.	0xCA80 (5ms), read/write, paged, stored in user-editable NVM.		
TON_MAX_FAULT_ RESPONSE <sub>n</sub>	0x63	Action to be taken by the device when a TON_MAX_FAULT_n event is detected.	No difference: 0xB8 (non-latching shutdown; autonomous restart upon removal), read/write, paged, stored in user-editable NVM.			
TOFF_DELAY <sub>n</sub>	0x64	Time from RUN and/or Operation off to the start of TOFF_FALL <sub>n</sub> ramp.	No difference: 0x8000 (0ms), read/write, paged, stored in user-editable NVM.			
TOFF_FALL <sub>n</sub>	0x65	Time from when the output voltage reference starts to fall until it reaches OV.	0xD200 (8ms), read/write, paged, stored in user-editable NVM.	0xC300 (3ms), read/write, paged, stored in user-editable NVM.		
TOFF_MAX_WARN_ LIMIT <sub>n</sub>	0x66	Turn-off watchdog timeout fault threshold (time permitted for VOUT $_n$ to decay to or below 12.5% of the commanded VOUT $_n$ value at the time of receiving a turn-off command).	0xF258 (150ms), read/write, paged, stored in user-editable NVM.	0x8000 (no limit; warning is disabled), read/write, paged, stored in user-editable NVM.		
STATUS_BYTE <sub>n</sub>	0x78	One byte summary of the unit's fault condition.	No difference: default value not applica NVM.	able, read/write, paged, not stored in		
STATUS_WORD <sub>n</sub>	0x79	Two byte summary of the unit's fault condition.	No difference: default value not applica NVM.	able, read/write, paged, not stored in		
STATUS_VOUT <sub>n</sub>	0x7A	Output voltage fault and warning status.	No difference: default value not applica NVM.	able, read/write, paged, not stored in		
STATUS_IOUT <sub>n</sub>	0x7B	Output current fault and warning status.	No difference: default value not applica NVM.	able, read/write, paged, not stored in		
STATUS_INPUT	0x7C	Input supply (SV <sub>IN</sub> ) fault and warning status.	No difference: default value not applica in NVM.	able, read/write, non-paged, not stored		
STATUS_ TEMPERATURE <sub>n</sub>	0x7D	TSNS <sub>na</sub> (TSNS <sub>n</sub> )-sensed temperature fault and warning status for READ_TEMERATURE_1 <sub>n</sub> .	No difference: default value not applicable, read/write, paged, not stored in NVM.			
STATUS_CML	0x7E	Communication and memory fault and warning status.	No difference: default value not applica in NVM.	able, read/write, non-paged, not stored		
STATUS_MFR_ SPECIFIC <sub>n</sub>	0x80	Manufacturer specific fault and state information.	No difference: default value not applica NVM.	able, read/write, paged, not stored in		



PMBus COMMAND Name, or feature	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	LTC3880 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	LTM4676 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES		
READ_VIN	0x88	Measured input supply (SV <sub>IN</sub> ) voltage.	No difference: default value not applica in NVM.	able, read-only, non-paged, not stored		
READ_IIN	0x89	Calculated total input supply current.	No difference: default value not applicable, read-only, non-paged, not store in NVM.			
READ_VOUT <sub>n</sub>	0x8B	Measured output voltage.	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
READ_IOUT <sub>n</sub>	0x8C	Measured output current.	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
READ_ TEMPERATURE_1 <sub>n</sub>	0x8D	Measurement of TSNS <sub>na</sub> (TSNS <sub>n</sub> )-sensed temperature.	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
READ_ TEMPERATURE2 <sub>n</sub>	0x8E	Measured control IC junction temperature.	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
READ_DUTY_ CYCLE <sub>n</sub>	0x94	Measured duty cycle of $MT_n$ .	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
READ_POUT <sub>n</sub>	0x96	Measured output power.	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
PMBUS_REVISION	0x98	PMBus revision supported by this device.	No difference: 0x11 (Revision 1.1 of Part I and Revision 1.1 of Part II of PMBus Specification documents), read-only, non-paged, not stored in NVN			
MFR_ID	0x99	Manufacturer identification, in ASCII	No difference: "LTC", read-only, non-p.	aged.		
MFR_MODEL	0x9A	Manufacturer's part number, in ASCII	"LTC3880", read-only, non-paged.	"LTM4676", read-only, non-paged.		
MFR_SERIAL	0x9E	Serial number of this specific unit.	No difference: Up to nine bytes of custom-formatted data that identify the unit's configuration, read-only, non-paged.			
MFR_VOUT_MAX	0xA5	Maximum allowed output voltage.	No difference: 0x4189 (4.096V) on Channel 1. Read/write, paged, not stor			
USER_DATA_00	0xB0	OEM reserved data.	Read/write, non-paged, stored in user-editable NVM. Recommended against altering.	Read/write, non-paged, stored in user-editable NVM. Recommended against altering.		
USER_DATA_01 <sub>n</sub>	0xB1	OEM reserved data.	Read/write, paged, stored in user- editable NVM. Recommended against altering.	Read/write, paged, stored in user- editable NVM. Recommended against altering.		
USER_DATA_02	0xB2	OEM reserved data.	Read/write, non-paged, stored in user-editable NVM. Recommended against altering.	Read/write, non-paged, stored in user-editable NVM. Recommended against altering.		
USER_DATA_03 <sub>n</sub>	0xB3	User-editable words available for the user.	No difference: 0x0000, read/write, pag	ed, stored in user-editable NVM.		
USER_DATA_04	0xB4	A user-editable word available for the user.	No difference: 0x0000, read/write, non-paged, stored in user-editable NVM.			
MFR_EE_ERASE	0xBD	Unlock user EEPROM for access by MFR_EE_ERASE and MFR_EE_DATA commands.	No difference: default value not applicable, read/write, non-paged, not stored in NVM.			
MFR_EE_ERASE	0xBE	Initialize user EEPROM for bulk programming by MFR_EE_DATA.	No difference: default value not applica in NVM.	able, read/write, non-paged, not stored		

PMBus COMMAND Name, or feature	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	LTC3880 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	LTM4676 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES		
MFR_EE_DATA	0xBF	Data transferred to and from EEPROM using sequential PMBus word reads or writes. Supports bulk programming.	No difference: default value not applicable, read/write, non-paged, not store in NVM.			
MFR_CHAN_ CONFIG_* <sub>n</sub>	0xD0	Channel-specific configuration bits.	0x1F, read/write, paged, stored in user-editable NVM. Register is named "MFR_CHAN_CONFIG_LTC3880".	0x1F, read/write, paged, stored in user-editable NVM. Register is named "MFR_CHAN_CONFIG" and referred to as "MFR_CHAN_CONFIG_LTM467X" in LTpowerPlay.		
MFR_CONFIG_ALL_*	0xD1	Global configuration bits, i.e., common to both V <sub>OUT</sub> channels 0 and 1.	0x09, read/write, non-paged, stored in user-editable NVM. Register is named "MFR_CONFIG_ALL_LTC3880".	0x09, read/write, non-paged, stored in user-editable NVM. Register is named "MFR_CONFIG_ALL" and referred to as "MFR_CONFIG_ALL_ LTM467X" in LTpowerPlay.		
MFR_GPIO_ PROPAGATE_* <sub>n</sub>	0xD2	Configuration bits for propagating faults to the $GPIO_n$ pins.	0x2997, read/write, paged, stored in user-editable NVM. Register is named "MFR_GPIO_PROPAGATE_LTC3880".	0x6893, read/write, paged, stored in user-editable NVM. Register is named "MFR_GPIO_PROPAGATE" and referred to as "MFR_GPIO_PROPAGATE_LTM467X" in LTpowerPlay.		
MFR_PWM_ MODE_* <sub>n</sub>	0xD4	Configuration for the PWM engine of each V <sub>OUT</sub> channel.	0xC2, read/write, paged, stored in user-editable NVM. Bit 3 is reserved and should be 0b. Register is named "MFR_PWM_MODE_LTC3880".	0xC2, read/write, paged, stored in user-editable NVM. When bit 3 of Page 0 (MFR_PWM_MODE_LTM4676 <sub>0</sub> [3]) is 0 <sub>b</sub> , Channel temperature-sensing is performed per LTC3880 documentation. When MFR_PWM_MODE_LTM4676 <sub>0</sub> [3]= 1 <sub>b</sub> , T <sub>SNS1A</sub> monitors a temperature sensor external to the LTM4676, per the Operation section. Register is named "MFR_PWM_MODE" and referred to as "MFR_PWM_MODE_LTM467X" in LTpowerPlay.		
MFR_GPIO_ RESPONSE <sub>n</sub>	0xD5	Action to be taken by the device when the $GPIO_n$ pin is asserted low by circuitry external to the unit.	No difference: 0xC0 (make the respect impedance, i.e., three-stated; autonom read/write, paged, stored in user-edita	nous restart upon fault removal),		
MFR_OT_FAULT_ RESPONSE	0xD6	Action to be taken by the device when a control IC junction overtemperature fault is detected.	No difference: 0xC0 (make the respective output's power stage high impedance, i.e., three-stated; autonomous restart upon fault removal), read/write, non-paged, stored in user-editable NVM.			
MFR_IOUT_PEAK <sub>n</sub>	0xD7	Maximum measured value of READ_IOUT <sub>n</sub> since the last MFR_CLEAR_PEAKS.	No difference: default value not applicable, read-only, paged, not stored in NVM.			
MFR_CHANNEL_ ADDRESS <sub>n</sub>	0xD8	Address to the PAGE <sub>n</sub> -activated channel.	No difference: 0x80, read/write, paged	, stored in user-editable NVM.		



PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	LTC3880 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	LTM4676 NVM FACTORY-DEFAULT Value and/or attributes		
MFR_RETRY_ DELAY <sub>n</sub>	0xDB	Retry interval during fault-retry mode.	0xFABC (350ms), read/write, paged, stored in user-editable NVM.	0xF3E8 (250ms), read/write, paged, stored in user-editable NVM.		
MFR_RESTART_ DELAY <sub>n</sub>	0xDC	Minimum interval (nominal) the $RUN_n$ pin is pulled logic low by internal circuitry.	OxFBE8 (500ms), read/write, paged, stored in user-editable NVM.	0xF258 (150ms), read/write, paged, stored in user-editable NVM.		
MFR_VOUT_PEAK <sub>n</sub>	0xDD	Maximum measured value of READ_VOUT <sub>n</sub> since the last MFR_CLEAR_PEAKS.	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN since the last MFR_CLEAR_PEAKS.	No difference: default value not applica in NVM.	able, read-only, non-paged, not stored		
MFR_ TEMPERATURE_1_ PEAK <sub>n</sub>	0xDF	Maximum value of TSNS <sub>na</sub> (TSNS <sub>n</sub> )- measured temperature since the last MFR_CLEAR_PEAKS.	No difference: default value not applica NVM.	able, read-only, paged, not stored in		
MFR_CLEAR_PEAKS	0xE3	Clears all peak values.	No difference: default value not applicable, send byte only, non-paged, not stored in NVM.			
MFR_PADS	0xE5	Digital status of the I/O pads.	No difference: default value not applicable, read-only, non-paged, not stored in NVM.			
MFR_ADDRESS	0xE6	The 7 bits of the LTM4676's I <sup>2</sup> C slave address.	0x4F, read/write, non-paged, stored in user-editable NVM. Least significant four bits augmented by ASEL resistor network. Can take on value 0x80 to disable device-specific addressing.	0x4F, read-only, non-paged, stored in factory-only NVM. Least significant four bits augmented by ASEL resistor pin-strap. Cannot take on value 0x80; device-specific addressing cannot be disabled.		
MFR_SPECIAL_ID	0xE7	Manufacturer code representing IC silicon and revision	0x40XX, read-only, non-paged.	0x440X, read-only, non-paged.		
MFR_IIN_OFFSET <sub>n</sub>	0xE9	Coefficient used in calculations of READ_IIN and MFR_READ_IIN $_n$ , representing the contribution of input current drawn by the control IC, including the MOSFET drivers.	0x9333 (0.0500A), read/write, paged, stored in user-editable NVM.  0x8BE7 (0.0305A), read/wr stored in user-editable NVM			
MFR_FAULT_LOG_ STORE	0xEA	Commands a transfer of the fault log from RAM to EEPROM. This causes the part to behave as if a channel has faulted off.	No difference: default value not applicable, send byte only, non-paged, not stored in NVM.			
MFR_FAULT_LOG_ CLEAR	0xEC	Initialize the EEPROM block reserved for fault logging and clear any previous fault logging locks.	No difference: default value not applicable, send byte only, non-paged, not stored in NVM.			



PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	LTC3880 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	LTM4676 NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES		
MFR_READ_IIN <sub>n</sub>	0xED	Calculated input current, by channel.	No difference: default value not applicable, read-only, paged, not stored in NVM.			
MFR_FAULT_LOG	0xEE	Fault log data bytes. This sequentially retrieved data is used to assemble a complete fault log.	No difference: default value not applicable, read-only, non-paged, stored in fault-log NVM.			
MFR_COMMON	0xEF	Manufacturer status bits that are common across multiple LTC ICs/modules.	No difference: default value not applica in NVM.	able, read-only, non-paged, not stored		
MFR_COMPARE_ USER_ALL	0xF0	Compares current command contents (RAM) with NVM.	No difference: default value not applica stored in NVM.	able, send byte only, non-paged, not		
MFR_ TEMPERATURE_2_ PEAK	0xF4	Maximum measured control IC junction temperature since last MFR_CLEAR_PEAKS.	No difference: default value not applicable, read-only, non-paged, not store in NVM.			
MFR_PWM_ CONFIG_*	0xF5	Configuration bits for setting the phase interleaving angles and output voltage ranges of Channels 0 and 1, and SHARE_CLK behavior in UVLO.	0x10, read/write, non-paged, stored in user-editable NVM. Register is named "MFR_PWM_CONFIG_LTC3880".	0x10, read/write, non-paged, stored in user-editable NVM. Register is named "MFR_PWM_CONFIG" and referred to as "MFR_PWM_CONFIG_LTM467X" in LTpowerPlay.		
MFR_IOUT_CAL_ GAIN_TC <sub>n</sub>	0xF6	Temperature coefficient of the current sensing element.	0x0F3C (3900ppm/°C), read/write, paged, stored in user-editable NVM.	0x0F14 (3860ppm/°C), read/write, paged, stored in user-editable NVM.		
MFR_TEMP_1_ GAIN <sub>n</sub>	0xF8	Sets the slope of the temperature sensors that interface to TSNS <sub>na</sub> (TSNS <sub>n</sub> ).	No difference: 0x4000 (1.0, in custom units), read/write, paged, stored in NVM.			
MFR_TEMP_1_ OFFSET <sub>n</sub>	0xF9	Sets the offset of the TSNS <sub>na</sub> (TSNS <sub>n</sub> ) temperature sensor with respect to -273.1°C.	No difference: 0x8000 (0.0), read/write, paged, stored in NVM.			
MFR_RAIL_ ADDRESS <sub>n</sub>	0xFA	Common address for PolyPhase outputs to adjust common parameters.	No difference: 0x80, read/write, paged, stored in NVM.			
MFR_RESET	0xFD	Commanded reset without requiring a power down.	No difference: default value not applica stored in NVM.	able, send byte only, non-paged, not		



Table 2.  $V_{OUT,nCFG}$  Pin Strapping Look-Up Table for the LTM4676's Output Voltage, Coarse Setting (Not Applicable if MFR\_CONFIG\_ALL[6] =  $1_b$ )

R <sub>VOUTπ CFG</sub> * (kΩ)	V <sub>OUT</sub> , (V) SETTING COARSE	MFR_PWM_CONFIG[6-n] BIT
Open	NVM	NVM
32.4	See Table 3	See Table 3
22.6	3.3	0
18.0	3.1	0
15.4	2.9	0
12.7	2.7	0
10.7	2.5	0, if V <sub>TRIMn</sub> > 0mV 1, if V <sub>TRIMn</sub> ≤ 0mV
9.09	2.3	1
7.68	2.1	1
6.34	1.9	1
5.23	1.7	1
4.22	1.5	1
3.24	1.3	1
2.43	1.1	1
1.65	0.9	1
0.787	0.7	1
0	0.5	1

<sup>\*</sup>R<sub>VOUTnCFG</sub> value indicated is nominal. Select R<sub>VOUTnCFG</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect R<sub>VOUTnCFG</sub>'s value over time. All such effects must be taken into account in order for resistor pin strapping to yield the expected result at every SV<sub>IN</sub> power-up and/or every execution of MFR\_RESET, over the lifetime of one's product.

Table 3.  $V_{TRIM,nCFG}$  Pin Strapping Look-Up Table for the LTM4676's Output Voltage, Fine Adjustment Setting (Not Applicable if MFR\_CONFIG\_ALL[6] =  $1_b$ )

R <sub>VTRIMπCFG</sub> *	$V_{TRIM}$ (mV) FINE ADJUSTMENT TO $V_{OUTn}$ SETTING WHEN RESPECTIVE $R_{VOUTnCFG} \neq 32.4$ kΩ	$V_{OUT,n}$ OUTPUT VOLTAGE SETTING (V) WHEN $V_{OUT,nCFG}$ PIN USES $R_{CFG} = 32.4 \text{k}\Omega$	MFR_PWM_ CONFIG[6- <i>n</i> ] BIT			
Open	0	NVM	0, if VOUT_OV_			
32.4	99		FAULT_LIMIT <sub>n</sub> > 2.75V			
22.6	86.625		1, if VOUT_OV_			
18.0	74.25		FAULT_LIMIT <sub>n</sub>			
15.4	61.875		≤ 2.75V			
12.7	49.5					
10.7	37.125	5.50	0			
9.09	24.75	5.25	0			
7.68	12.375	5.00	0			
6.34	-12.375	4.75	0			
5.23	-24.75	4.50	0			
4.22	-37.125	4.25	0			
3.24	-49.5	4.00	0			
2.43	-61.875	3.75	0			
1.65	-74.25	3.63	0			
0.787	-86.625	3.50	0			
0	-99	3.46	0			

<sup>\*</sup>R<sub>VTRIMnCFG</sub> value indicated is nominal. Select R<sub>VTRIMnCFG</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect R<sub>VTRIMnCFG</sub>'s value over time. All such effects must be taken into account in order for resistor pin strapping to yield the expected result at every SV<sub>IN</sub> power-up and/or every execution of MFR\_RESET, over the lifetime of one's product.

Table 4.  $F_{SWPHCFG}$  Pin Strapping Look-Up Table to Set the LTM4676's Switching Frequency and Channel Phase-Interleaving Angle (Not Applicable if MFR\_CONFIG\_ALL[6] =  $1_b$ )

$R_{FSWPHCFG}^*$ $(k\Omega)$	SWITCHING FREQUENCY (kHz)	θ <sub>SYNC</sub> TO θ <sub>0</sub>	$\theta_{\text{SYNC}}$ TO $\theta_{1}$	bits [2:0] of MFR_PWM_CONFIG
Open	NVM; LTM4676 Default = 500	NVM; LTM4676 Default = 180°	NVM; LTM4676 Default = 0°	NVM; LTM4676 Default = 000 <sub>b</sub>
32.4	250	0°	180°	000 <sub>b</sub>
22.6	350	0°	180°	000 <sub>b</sub>
18.0	425	0°	180°	000 <sub>b</sub>
15.4	575	0°	180°	000 <sub>b</sub>
12.7	650	0°	180°	000 <sub>b</sub>
10.7	750	0°	180°	000 <sub>b</sub>
9.09	1000	0°	180°	000 <sub>b</sub>
7.68	500	120°	240°	100 <sub>b</sub>
6.34	500	90°	270°	001 <sub>b</sub>
5.23	External**	0°	240°	010 <sub>b</sub>
4.22	External**	0°	120°	011 <sub>b</sub>
3.24	External**	60°	240°	101 <sub>b</sub>
2.43	External**	120°	300°	110 <sub>b</sub>
1.65	External**	90°	270°	001 <sub>b</sub>
0.787	External**	0°	180°	000 <sub>b</sub>
0	External**	120°	240°	100 <sub>b</sub>

<sup>\*</sup>R<sub>FSWPHCFG</sub> value indicated is nominal. Select R<sub>FSWPHCFG</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect R<sub>FSWPHCFG</sub>'s value over time. All such effects must be taken into account in order for resistor pin-strapping to yield the expected result at every SV<sub>IN</sub> power-up and/or every execution of MFR\_RESET, over the lifetime of one's product.



<sup>\*\*&</sup>quot;External" setting corresponds to FREQUENCY\_SWITCH (Register 0x33) value set to 0x0000; the device synchronizes its switching frequency to that of the clock provided on the SYNC pin.

Table 5. ASEL Pin Strapping Look-Up Table to Set the LTM4676's Slave Address (Applicable Regardless of MFR CONFIG ALL[6] Setting)

$R_{ASEL^*}(k\Omega)$	SLAVE ADDRESS
Open	100_1111_R/W
32.4	100_1111_R/W
22.6	100_1110_R/W
18.0	100_1101_R/W
15.4	100_1100_R/W
12.7	100_1011_R/W
10.7	100_1010_R/W
9.09	100_1001_R/W
7.68	100_1000_R/W
6.34	100_0111_R/W
5.23	100_0110_R/W
4.22	100_0101_R/W
3.24	100_0100_R/W
2.43	100_0011_R/W
1.65	100_0010_R/W
0.787	100_0001_R/W
0	100_0000_R/W

where:

R/W = Read/Write bit in control byte.

All PMBus device addresses listed in the specification are 7 bits wide unless otherwise noted.

Note: The LTM4676 will always respond to slave address 0x5A and 0x5B regardless of the NVM or ASEL resistor configuration values.

Table 6. LTM4676 MFR\_ADDRESS Command Examples Expressed in 7- and 8-Bit Addressing

DESCRIPTION		EVICE RESS 8 BIT	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	R/W
Rail <sup>4</sup>	0x5A	0xB4	0	1	0	1	1	0	1	0	0
Global <sup>4</sup>	0x5B	0xB6	0	1	0	1	1	0	1	1	0
Default	0x4F	0x9E	0	1	0	0	1	1	1	1	0
Example 1	0x40	0x80	0	1	0	0	0	0	0	0	0
Example 2	0x41	0x82	0	1	0	0	0	0	0	1	0
Disabled <sup>2,3</sup>			1	0	0	0	0	0	0	0	0

Note 1: This table can be applied to the MFR\_CHANNEL\_ADDRESS $_n$  and MFR\_RAIL\_ADDRESS $_n$  commands, but not the MFR\_ADDRESS command.

Note 2: A disabled value in one command does not disable the device, nor does it disable the Global address.

Note 3: A disabled value in one command does not inhibit the device from responding to device addresses specified in other commands.

Note 4: It is not recommended to write the value 0x00, 0x0C (7 bit), or 0x5A (7 bit) or 0x5B (7 bit) to the MFR\_CHANNEL\_ADDRESS $_n$  or the MFR\_RAIL\_ADDRESS $_n$  commands.



<sup>\*</sup> $R_{CFG}$  value indicated is nominal. Select  $R_{CFG}$  from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect  $R_{CFG}$ 's value over time. All such effects must be taken into account in order for resistor pin-strapping to yield the expected result at every  $SV_{IN}$  power-up and/or every execution of MFR\_RESET, over the lifetime of one's product.

# **VIN TO VOUT STEP-DOWN RATIOS**

There are restrictions in the maximum  $V_{IN}$  and  $V_{OUT}$  stepdown ratio that can be achieved for a given input voltage. Each output of the LTM4676 is capable of 95% duty cycle at 500kHz, but the  $V_{IN}$  to  $V_{OUT}$  minimum dropout is still a function of its load current and will limit output current capability related to high duty cycle on the topside switch. Minimum on-time  $t_{ON(MIN)}$  is another consideration in operating at a specified duty cycle while operating at a certain frequency due to the fact that  $t_{ON(MIN)} < D/f_{SW}$ , where D is duty cycle and  $f_{SW}$  is the switching frequency.  $t_{ON(MIN)}$  is specified in the electrical parameters as 90ns. See Note 6 in the Electrical Characteristics section for output current guideline.

### **INPUT CAPACITORS**

The LTM4676 module should be connected to a low acimpedance DC source. For the regulator input four  $22\mu F$  input ceramic capacitors are used to handle the RMS ripple current. A  $47\mu F$  to  $100\mu F$  surface mount aluminum electrolytic bulk capacitor can be used for more input bulk capacitance. This bulk input capacitor is only needed if the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. If low impedance power planes are used, then this bulk capacitor is not needed.

For a buck converter, the switching duty-cycle can be estimated as:

$$D_n = \frac{V_{OUTn}}{V_{INn}}$$

Without considering the inductor current ripple, for each output, the RMS current of the input capacitor can be estimated as:

$$I_{\text{CIN}_n(\text{RMS})} = \frac{I_{\text{OUT}n(\text{MAX})}}{\eta^{\circ}\!\!/} \bullet \sqrt{D_n \bullet (1 - D_n)}$$

In the above equation,  $\eta\%$  is the estimated efficiency of the power module. The bulk capacitor can be a switcher-rated electrolytic aluminum capacitor, or a Polymer capacitor.

#### **OUTPUT CAPACITORS**

The LTM4676 is designed for low output voltage ripple noise and good transient response. The bulk output capacitors defined as C<sub>OUT</sub> are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. Cour can be a low ESR tantalum capacitor, a low ESR polymer capacitor or ceramic capacitor. The typical output capacitance range for each output is from 400µF to 700µF. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spikes is required. Table 20 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 6.5A/µs transient. The table optimizes total equivalent ESR and total bulk capacitance to optimize the transient performance. Stability criteria are considered in the Table 20 matrix, and the Linear Technology µModule Power Design Tool will be provided for stability analysis. Multiphase operation reduces effective output ripple as a function of the number of phases. Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. The Linear Technology µModule Power Design Tool can calculate the output ripple reduction as the number of implemented phases increases by N times. A small value  $10\Omega$  resistor can be placed in series from  $V_{OUTn}$  to the  $V_{OSNS0}^+$  or  $V_{OSNS1}$  pin to allow for a bode plot analyzer to inject a signal into the control loop and validate the regulator stability.

#### LIGHT LOAD CURRENT OPERATION

The LTM4676 has three modes of operation including high efficiency Burst Mode operation, discontinuous conduction mode or forced continuous conduction mode. Mode selection is done using the MFR\_PWM\_MODE<sub>n</sub> command (discontinuous conduction is always the start-up mode, forced continuous is the default running mode).



In Burst Mode operation, the peak current in the inductor is set to approximately one-third of the maximum sense voltage even though the voltage on the  $I_{TH}$  pin indicates a lower value. If the average inductor current is higher than the load current, the error amplifier, EA, will decrease the voltage on the  $I_{TH}$  pin. When the  $I_{TH}$  voltage drops below approximately 0.5V, the internal Burst Mode operation asserts and both power stage MOSFETs are turned off. In Burst Mode operation, the load current is supplied by the output capacitor. As the output voltage decreases, the EA output begins to rise. When the output voltage drops sufficiently, Burst Mode operation is deasserted, and the controller resumes normal operation by turning on the top MOSFET (MTn) on the next PWM cycle.

If a channel is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The reverse current comparator, I<sub>REV</sub>, turns off the bottom MOSFET (MBn) just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller can operate in discontinuous (pulse-skipping) operation. In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined solely by the voltage on the I<sub>TH</sub> pin. In this mode, the efficiency at light loads is lower than in Burst Mode operation. However, continuous mode exhibits lower output ripple and less interference with audio circuitry. Forced continuous conduction mode may result in reverse inductor current, which can cause the input supply to boost. The VIN\_OV\_FAULT\_LIMIT can detect this (if SV<sub>IN</sub> is connected to V<sub>INO</sub> and/or V<sub>IN1</sub>) and turn off the offending channel. However, this fault is based on an ADC read and can nominally take up to 100ms to detect. If there is a concern about the input supply boosting, keep the part in discontinuous conduction or Burst Mode operation.

If the part is set to Burst Mode operation, as the inductor average current increases, the controller automatically modifies the operation from Burst Mode operation, to discontinuous mode to continuous mode.

### SWITCHING FREQUENCY AND PHASE

The switching frequency of the LTM4676's channels is established by its analog phase-locked-loop (PLL) locking on to the clock present at the module's SYNC pin. The clock waveform on the SYNC pin can be generated by the LTM4676's internal circuitry when an external pull-up resistor to 3.3V (e.g., V<sub>DD33</sub>) is provided, in combination with the LTM4676 control IC's FREQUENCY\_SWITCH register being set to one of the following supported values: 250kHz, 350kHz, 425kHz, 500kHz, 575kHz, 650kHz, 750kHz, 1MHz (see Table 8 for hexadecimal values). In this configuration, the module is called a "sync master": SYNC becomes a bidirectional open-drain pin, and the LTM4676 pulls SYNC logic low for nominally 500ns at a time, at the prescribed clock rate. The SYNC signal can be bused to other LTM4676 modules (configured as "sync slaves"), for purposes of synchronizing switching frequencies of multiple modules within a system—but only one LTM4676 should be configured as a "sync master": the other LTM4676(s) should be configured as "sync slaves". To configure an LTM4676 as a "sync slave", set its FREQUENCY SWITCH register to 0x0000. In that configuration, the LTM4676's SYNC pin becomes a high impedance input, only—i.e., it does not drive SYNC low.

The FREQUENCY\_SWITCH register can be altered via  $I^2C$  commands, but only when switching action is disengaged, i.e., the module's outputs are turned off. The FREQUENCY\_SWITCH register takes on the value stored in NVM at  $SV_{IN}$  power-up, but is overridden according to a resistor pin-strap applied between the  $F_{SWPHCFG}$  pin and SGND only if the module is configured to respect resistor pin-strap settings (MFR\_CONFIG\_ALL[6] =  $O_b$ ). Table 4 highlights available resistor pin-strap and corresponding FREQUENCY SWITCH settings.

The relative phasing of all active channels in a PolyPhase® rail should be optimally phased. The relative phasing of each rail is 360°/n, where n is the number of phases in the rail. MFR\_PWM\_CONFIG[2:0] configures channel relative phasing with respect to the SYNC pin. Phase

LINEAR

relationship values are indicated with 0° corresponding to the falling edge of SYNC being coincident with the turn-on of the top MOSFETs, MTn.

The MFR\_PWM\_CONFIG register can be altered via  $I^2C$  commands, but only when switching action is disengaged, i.e., the module's outputs are turned off. The MFR\_PWM\_CONFIG register takes on the value stored in NVM at  $SV_{IN}$  power-up, but is overridden according to a resistor pin-strap applied between the  $F_{SWPHCFG}$  pin and SGND only if the module is configured to respect resistor pin-strap settings (MFR\_CONFIG\_ALL[6] =  $O_b$ ). Table 4 highlights available resistor pin-strap and corresponding MFR\_PWM\_CONFIG[2:0] settings.

Some combinations of FREQUENCY\_SWITCH and MFR\_PWM\_CONFIG[2:0] are not available by resistor pin-strapping the F<sub>SWPHCFG</sub> pin. All combinations of supported values for FREQUENCY\_SWITCH and MFR\_PWM\_CONFIG[2:0] can be configured by NVM programming—or, I<sup>2</sup>C transactions, provided switching action is disengaged, i.e., the module's outputs are turned off.

Care must be taken to minimize capacitance on SYNC to assure that the pull-up resistor versus the capacitor load has a low enough time constant for the application to form a "clean" clock. (See "Open-Drain Pins", later in this section.)

When an LTM4676 is configured as a sync slave, it is permissible for external circuitry to drive the SYNC pin from a current-limited source (less than 10mA), rather than using a pull-up resistor. Any external circuitry must not drive high with arbitrarily low impedance at SV<sub>IN</sub> power-up, because the SYNC output can be low impedance until NVM contents have been downloaded to RAM.

Recommended LTM4676 switching frequencies of operation for many common  $V_{IN}$ -to- $V_{OUT}$  applications are indicated in Table 7. When the two channels of an LTM4676 are stepping input voltage(s) down to output

voltages whose recommended switching frequencies in Table 7 are significantly different, operation at the higher of the two recommended switching frequencies is preferable, but minimum on-time must be considered. (See Minimum On-Time Considerations section.) For example, consider an application in which it is desired for an LTM4676 to step-down 12V<sub>IN</sub> to 1V<sub>OUT</sub> on Channel 0, and  $12V_{IN}$  to  $3.3V_{OUT}$  on Channel 1: according to Table 7, the recommended switching frequency is 350kHz and 650kHz, respectively. However, the switching frequency setting of the LTM4676 is common to both channels. Based on the aforementioned guidance, operation at 650kHz would be preferred—in order to keep inductor ripple currents reasonable—however, it is then realized that the on-time for a 12V<sub>IN</sub>-to-1V<sub>OLIT</sub> condition at 650kHz is only 128ns, which is marginal. Therefore, for this particular example, the recommended switching frequency becomes 575kHz.

Table 7. Recommended Switching Frequency for Various  $\nu_{\text{IN}}\text{-to-}\nu_{\text{OUT}}$  Step-Down Scenarios.

	5V <sub>IN</sub>	8V <sub>IN</sub>	12V <sub>IN</sub>	24V <sub>IN</sub>
0.9V <sub>OUT</sub>	350kHz	350kHz	350kHz	250kHz
1.0V <sub>OUT</sub>	350kHz	350kHz	350kHz	250kHz
1.2V <sub>OUT</sub>	350kHz	350kHz	350kHz	350kHz
1.5V <sub>OUT</sub>	350kHz	350kHz	425kHz	425kHz
1.8V <sub>OUT</sub>	425kHz	425kHz	500kHz	500kHz
2.5V <sub>OUT</sub>	425kHz	500kHz	575kHz	650kHz
3.3V <sub>OUT</sub>	425kHz	575kHz	650kHz	750kHz
5.0V <sub>OUT</sub>	N/A	500kHz	750kHz	1MHz

The current drawn by the  $SV_{IN}$  pin of the LTM4676 is not digitized or computed. A value representing the estimated  $SV_{IN}$  current is located in the MFR\_IIN\_OFFSET $_n$  register, and is used in the computations of input current readback telemetry, namely READ\_IIN and and MFR\_READ\_IIN $_n$ . The recommended setting of MFR\_IIN\_OFFSET $_n$  is found in Table 8. The same value should be used for MFR\_IIN\_OFFSET $_0$  and MFR\_IIN\_OFFSET $_1$  (i.e., Pages 0x00 and 0x01).

Table 8. Recommended MFR\_IIN\_OFFSET $_n$  Setting vs Switching Frequency Setting

SWITCHING FREQUENCY (kHz)	FREQUENCY_ SWITCH REGISTER VALUE (HEX.)	RECOMMENDED MFR_IIN_ OFFSET <sub>n</sub> SETTING (mA)	RECOMMENDED MFR_IIN_ OFFSET <sub>n</sub> SETTING (HEX.)
250	0xF3E8	20.3	0x8A99
350	0xFABC	24.4	0x8B20
425	0xFB52	27.4	0x8B82
500	0xFBE8	30.5	0x8BE7
575	0x023F	33.6	0x9227
650	0x028A	36.7	0x9259
750	0x02EE	40.8	0x929C
1000	0x03E8	51.0	0x9344
Sync. to External Clock, f <sub>SYNC</sub>	0x0000	0.041 • f <sub>SYNC</sub> + 10.037	*

<sup>\*</sup>See LTC3880 data sheet, L11 data format.

### MINIMUM ON-TIME CONSIDERATIONS

Minimum on-time,  $t_{ON(MIN)}$ , is the smallest time duration that the LTM4676 is capable of turning on the top MOSFET. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$t_{ON(MIN)} < \frac{V_{OUTn}}{V_{INn} \cdot f_{OSC}}$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time for the LTM4676 is 90ns, nominal, guardband to 130ns.

# VARIABLE DELAY TIME, SOFT-START AND OUTPUT VOLTAGE RAMPING

The LTM4676 must enter its run state prior to soft-start. The RUN $_n$  pins are released after the part initializes and SV $_{\rm IN}$  is greater than the VIN $_{\rm ON}$  threshold. If multiple LTM4676s are used in an application, they should be configured to share the same RUN $_n$  pins. They all hold their respective RUN $_n$  pins low until all devices initialize

and  $SV_{IN}$  exceeds the VIN\_ON threshold for all devices. The SHARE\_CLK pin assures all the devices connected to the signal use the same time base.

After the RUN $_n$  pin releases, the controller waits for the user-specified turn-on delay (TON\_DELAY $_n$ ) prior to initiating an output voltage ramp. Multiple LTM4676s and other LTC parts can be configured to start with variable delay times. To work correctly, all devices use the same timing clock (SHARE\_CLK) and all devices must share the RUN $_n$  pin. This allows the relative delay of all parts to be synchronized. The actual variation in the delay will be dependent on the highest clock rate of the devices connected to the SHARE\_CLK pin (all Linear Technology ICs are configured to allow the fastest SHARE\_CLK signal to control the timing of all devices). The SHARE\_CLK signal can be  $\pm 7.5\%$  in frequency, thus the actual time delays will have some variance.

Soft-start is performed by actively regulating the load voltage while digitally ramping the target voltage from 0V to the commanded voltage set point. The rise time of the voltage ramp can be programmed using the  $TON_RISE_n$  command to minimize inrush currents associated with the start-up voltage ramp. The soft-start feature is disabled by setting  $TON_RISE_n$  to any value less than 0.250ms. The LTM4676 performs the necessary math internally to assure the voltage ramp is controlled to the desired slope. However, the voltage slope can not be any faster than the fundamental limits of the power stage. The number of steps in the ramp is equal to  $TON_RISE/0.1ms$ . Therefore, the shorter the  $TON_RISE_n$  time setting, the more jagged the soft-start ramp appears.

The LTM4676 PWM always operates in discontinuous mode during the TON\_RISE<sub>n</sub> operation. In discontinuous mode, the bottom MOSFET (MBn) is turned off as soon as reverse current is detected in the inductor. This allows the regulator to start up into a pre-biased load.

There is no analog tracking feature in the LTM4676; however, two outputs can be given the same TON\_RISE\_n and TON\_DELAY\_n times to achieve ratiometric rail tracking. Because the RUN\_n pins are released at the same time and both units use the same time base (SHARE\_CLK), the outputs track very closely. If the circuit is in a PolyPhase configuration, all timing parameters must be the same.



Coincident rail tracking can be achieved by setting two outputs to have the same turn-on/off slew rates, identical turn-on delays, and appropriately chosen turn-off delays:

$$\frac{\text{VOUT\_COMMAND}_{\text{RAIL1}}}{\text{TON\_RISE}_{\text{RAIL1}}} = \frac{\text{VOUT\_COMMAND}_{\text{RAIL2}}}{\text{TON\_RISE}_{\text{RAIL2}}}$$

and

$$\frac{\text{VOUT\_COMMAND}_{\text{RAIL1}}}{\text{TOFF\_FALL}_{\text{RAIL1}}} = \frac{\text{VOUT\_COMMAND}_{\text{RAIL2}}}{\text{TOFF\_FALL}_{\text{RAIL2}}}$$

and

$$\begin{split} & \text{TON\_DELAY}_{\text{RAIL1}} = \text{TON\_DELAY}_{\text{RAIL2}} \\ & \text{and (if VOUT\_COMMAND}_{\text{RAIL2}} \geq \text{VOUT\_COMMAND}_{\text{RAIL1}}) \\ & \tilde{\text{TOFF\_DELAY}}_{\text{RAIL1}} = \end{split}$$

$$\mathsf{TOFF\_DELAY}_{\mathsf{RAIL2}} + \left(1 - \frac{\mathsf{VOUT\_COMMAND}_{\mathsf{RAIL1}}}{\mathsf{VOUT\_COMMAND}_{\mathsf{RAIL2}}}\right)$$

•TOFF\_FALL<sub>RAIL2</sub>

or else (VOUT\_COMMAND<sub>RAIL2</sub> < VOUT\_COMMAND<sub>RAIL1</sub>)

$$TOFF\_DELAY_{RAIL1} + \left(1 - \frac{VOUT\_COMMAND_{RAIL2}}{VOUT\_COMMAND_{RAIL1}}\right)$$

The described method of start-up sequencing is time based. For concatenated events it is possible to control the RUN pin based on the  $\overline{\text{GPIO}}_n$  pin of a different controller (see Figure 2). The  $\overline{\text{GPIO}}_n$  pin can be configured to release when the output voltage of the converter is greater than the VOUT\_UV\_FAULT\_LIMIT<sub>n</sub>. It is recommended to use the unfiltered  $V_{OUT}$  UV fault limit because there is little appreciable time delay between the converter crossing the UV threshold and the  $\overline{\mathsf{GPIO}}_n$  pin releasing. The unfiltered output can be enabled by the MFR\_GPIO\_PROPAGATE<sub>n</sub>[12] setting. (Refer to the MFR section of the PMBus commands in the LTC3880 data sheet). The unfiltered signal may have some glitching as the  $V_{OLIT}$  signal transitions through the comparator threshold. A small digital filter of 250µs internally deglitches the  $\overline{\text{GPIO}}_n$  pins. If the TON\_RISE time is greater than 100ms, the deglitch filter should be complimented with an externally applied capacitor between  $\overline{\text{GPIO}}_n$  and ground—to further filter the waveform. The RC time-constant of the filter should be set sufficiently fast to assure no appreciable delay is incurred. For most applications, a value of  $300\mu\text{s}$  to  $500\mu\text{s}$  will provide sufficient filtering without significantly delaying the trigger event.

### **DIGITAL SERVO MODE**

For maximum accuracy in the regulated output voltage, enable the digital servo loop by asserting bit 6 of the MFR\_PWM\_MODE<sub>n</sub> command. In digital servo mode, the LTM4676 adjusts the regulated output voltage based on the ADC voltage reading. Every 100ms the digital servo loop steps the LSB of the DAC (nominally 1.375mV or 0.6875mV depending on the voltage range bit, MFR PWM CONFIG[6-n]) until the output is at the correct ADC reading. At power-up this mode engages after TON\_MAX\_FAULT\_LIMIT $_n$  unless the limit is set to 0 (infinite). If the TON\_MAX\_FAULT\_LIMIT<sub>n</sub> is set to 0 (infinite), the servo begins after TON\_RISE<sub>n</sub> is complete and  $V_{OUT}$  has exceeded  $VOUT_UV_FAULT_LIMIT_n$ and  $IOUT\_OC_n$  is not present. This same point in time is when the output changes from discontinuous to the mode commanded by MFR\_PWM\_MODE<sub>n</sub>[1:0]. Refer to Figure 3 for details on the  $V_{OUTn}$  waveform under time based sequencing.




Figure 3. Timing Controlled V<sub>OUT</sub> Rise



If the TON\_MAX\_FAULT\_LIMIT<sub>n</sub> is set to a value greater than 0 and the TON\_MAX\_FAULT\_RESPONSE<sub>n</sub> is set to ignore (0x00), the servo begins:

- 1. After the TON\_RISE<sub>n</sub> sequence is complete
- After the TON\_MAX\_FAULT\_LIMIT<sub>n</sub> time is reached;
- 3. After the VOUT\_UV\_FAULT\_LIMIT<sub>n</sub> has been exceed or the IOUT\_OC\_FAULT\_LIMIT<sub>n</sub> is no longer active.

If the TON\_MAX\_FAULT\_LIMIT<sub>n</sub> is set to a value greater than 0 and the TON\_MAX\_FAULT\_RESPONSE<sub>n</sub> is not set to ignore (0X00), the servo begins:

- 1. After the TON\_RISE<sub>n</sub> sequence is complete;
- 2. After the TON\_MAX\_FAULT\_LIMIT<sub>n</sub> time has expired and both VOUT\_UV\_FAULT<sub>n</sub> and IOUT\_OC\_FAULT<sub>n</sub> are not present.

The maximum rise time is limited to 1.3 seconds.

In a PolyPhase configuration it is recommended only one of the control loops have the digital servo mode enabled. This will assure the various loops do not work against each other due to slight differences in the reference circuits.

### **SOFT OFF (SEQUENCED OFF)**

In addition to a controlled start-up, the LTM4676 also supports controlled turn-off. The TOFF\_DELAY<sub>n</sub> and TOFF\_FALL<sub>n</sub> functions are shown in Figure 4. TOFF\_FALL<sub>n</sub> is processed when the RUN<sub>n</sub> pin goes low or if the module is commanded off. If the module faults off or  $\overline{\text{GPIO}}_n$  is pulled low externally and the module is programmed to




Figure 4. TOFF\_DELAY<sub>n</sub> and TOFF\_FALL<sub>n</sub>

respond to this (MFR\_GPIO\_RESPONSE<sub>n</sub> = 0xC0), the output three-states (becomes high impedance) rather than exhibiting a controlled ramp. The output then decays as a function of the load.

The output voltage operates as shown in Figure 4 so long as the part is in forced continuous mode and the TOFF\_FALL<sub>n</sub> time is sufficiently slow that the power stage can achieve the desired slope. The TOFF\_FALL<sub>n</sub> time can only be met if the power stage and controller can sink sufficient current to assure the output is at zero volts by the end of the fall time interval. If the TOFF\_FALL<sub>n</sub> time is set shorter than the time required to discharge the load capacitance, the output will not reach the desired zero volt state. At the end of TOFF\_FALL<sub>n</sub>, the controller ceases to sink current and  $V_{OUTn}$  decays at the natural rate determined by the load impedance. If the controller is in discontinuous mode, the controller does not pull negative current and the output becomes pulled low by the load, not the power stage. The maximum fail time is limited to 1.3 seconds. The number of steps in the ramp is equal to TOFF\_FALL/0.1ms. Therefore, the shorter the TOFF\_FALL<sub>n</sub> setting, the more jagged the TOFF FALL<sub>n</sub> ramp appears.

### **UNDERVOLTAGE LOCKOUT**

The LTM4676 is initialized by an internal threshold-based UVLO where  $SV_{IN}$  must be approximately 4V and INTV<sub>CC</sub>,  $V_{DD33}$ ,  $V_{DD25}$  must be within approximately 20% of the regulated values. In addition,  $V_{DD33}$  must be within approximately 7% of the targeted value before the LTM4676 releases its RUN $_n$  pins. After the part has initialized, an additional comparator monitors  $SV_{IN}$ . The VIN\_ON threshold must be exceeded before the power sequencing can begin. When  $SV_{IN}$  drops below the VIN\_OFF threshold, the LTM4676 pulls its RUN $_n$  pins low and  $SV_{IN}$  must increase above the VIN\_ON threshold before the controller will restart. The normal start-up sequence will be allowed after the VIN\_ON threshold is crossed.

It is possible to program the contents of the NVM in the application if the  $V_{DD33}$  supply is externally driven. This activates the digital portion of the LTM4676 without engaging the high voltage sections. PMBus communications are valid in this supply configuration. If  $SV_{IN}$  has not been applied to the LTM4676,



MFR\_COMMON[3] will be asserted low, indicating that NVM has not initialized. If this condition is detected, the part will only respond to addresses 0x5A and 0x5B. To initialize the part issue the following set of commands: global address 0x5B command 0xBD data 0x2B followed by global address 0x5B command 0xBD and data 0xC4. The part will now respond to the correct address. Configure the part as desired then issue a STORE\_USER\_ALL. When SV\_IN is applied a MFR\_RESET command must be issued to allow the PWM to be enabled and valid ADC conversions to be read.

### **FAULT CONDITIONS**

The LTM4676  $\overline{\text{GPIO}}_n$  pins are configurable to indicate a variety of faults including OV/UV, OC, OT, timing faults, peak overcurrent faults. In addition the  $\overline{\text{GPIO}}_n$  pins can be pulled low by external sources to indicate to the LTM4676 the presence of a fault in some other portion of the system. The fault response is configurable and allow the following options:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR\_RETRY\_DELAY<sub>n</sub>

Refer to the PMBus section of the LTC3880 data sheet and the PMBus specification for more details.

The OV response is automatic and rapid. If an OV is detected, MTn is turned off and BGn is turned on, until the OV condition clears.

Fault logging is available on the LTM4676. The fault logging is configurable to automatically store data when a fault occurs that causes the unit to fault off. The header portion of the fault logging table contains peak values. It is possible to read these values at any time. This data will be useful while troubleshooting the fault.

If the LTM4676 internal temperature is in excess of 85°C or below 0°C, the write into the NVM is not recommended. The data will still be held in RAM, unless the 3.3V supply UVLO threshold is reached. If the die temperature exceeds 130°C all NVM communication is disabled until the die temperature drops below 125°C.

#### **OPEN-DRAIN PINS**

The LTM4676 has the following open-drain pins:

- 3.3V Pins
  - 1. <u>GPIO</u><sub>n</sub>
  - 2. SYNC
  - 3. SHARE\_CLK

5V Pins (compatible with 3.3V digital logic thresholds)

- 1.  $RUN_n$
- 2. ALERT
- 3. SCL
- 4. SDA

All the above pins have on-chip pull-down transistors that can sink 3mA at 0.4V. The low threshold on the pins is 1.4V; thus, plenty of margin on the digital signals with 3mA of current. For 3.3V pins, 3mA of current is a 1.1k resistor. Unless there are transient speed issues associated with the RC time constant of the resistor pullup and parasitic capacitance to ground, a 10k resistor or larger is generally recommended.

For high speed signals such as the SDA, SCL and SYNC, a lower value resistor may be required. The RC time constant should be set to 1/3 to 1/5 the required rise time to avoid timing issues. For a 100pF load and a 400kHz PMBus communication rate, the rise time must be less than 300ns. The resistor pull-up on the SDA and SCL pins with the time constant set to 1/3 the rise time:

$$R_{PULLUP} = \frac{t_{RISE}}{3 \cdot 100pF} = 1k$$

Be careful to minimize parasitic capacitance on the SDA and SCL pins to avoid communication problems. To estimate the loading capacitance, monitor the signal in question and measure how long it takes for the desired signal to reach approximately 63% of the output value. This is one time constant.

The SYNC pin has an on-chip pull-down transistor with the output held low for nominally 500ns. If the internal oscillator is set for 500kHz and the load is 100pF and a



3x time constant is required, the resistor calculation is as follows:

$$R_{PULLUP} = \frac{2\mu s - 500ns}{3 \cdot 100pF} = 5k$$

The closest 1% resistor is 4.99k.

If timing errors are occurring or if the SYNC frequency is not as fast as desired, monitor the waveform and determine if the RC time constant is too long for the application. If possible reduce the parasitic capacitance. If not reduce the pull up resistor sufficiently to assure proper timing.

# PHASE-LOCKED LOOP AND FREQUENCY SYNCHRONIZATION

The LTM4676 has a phase-locked loop (PLL) comprised of an internal voltage-controlled oscillator (VCO) and a phase detector. The PLL is locked to the falling edge of the SYNC pin. The phase relationship between channel 0, channel 1 and the falling edge of SYNC is controlled by the lower 3 bits of the MFR\_PWM\_CONFIG command. For PolyPhase applications, it is recommended all the phases be spaced evenly. Thus for a 2-phase system the signals should be 180° out of phase and a 4-phase system should be spaced 90°.

The phase detector is an edge-sensitive digital type that provides a known phase shift between the external and internal oscillators. This type of phase detector does not exhibit false lock to harmonics of the external clock.

The output of the phase detector is a pair of complementary current sources that charge or discharge the internal filter network. The PLL lock range is guaranteed between 225kHz and 1.1MHz.

The PLL has a lock detection circuit. If the PLL should lose lock during operation, bit 4 of the STATUS\_MFR\_SPECIFIC command is asserted and the ALERT pin is pulled low. The fault can be cleared by writing a 1 to the bit. If the user does not wish to see the PLL\_FAULT, even if a synchronization clock is not available at power up, bit 3 of the MFR\_CONFIG\_ALL command must be asserted.

If the SYNC signal is not clocking in the application, the PLL runs at the lowest free running frequency of the VCO.

This will be well below the intended PWM frequency of the application and may cause undesirable operation of the converter.

If the PWM (SWn) signal appears to be running at too high a frequency, monitor the SYNC pin. Extra transitions on the falling edge will result in the PLL trying to lock on to noise instead of the intended signal. Review routing of digital control signals and minimize crosstalk to the SYNC signal to avoid this problem. Multiple LTM4676s are required to share the SYNC pin in PolyPhase configurations; for other configurations, it is optional. If the SYNC pin is shared between LTM4676s, only one LTM4676 can be programmed with a frequency output. All the other LTM4676s must be configured for external clock (FREQUENCY\_SWITCH = 0x0000, and/or see Table 4).

# RCONFIG PIN-STRAPS (EXTERNAL RESISTOR CONFIGURATION PINS)

The LTM4676 default NVM is programmed to respect the RCONFIG pins. If a user wishes the output voltage, PWM frequency and phasing and the address to be set without programming the part or purchasing specially programmed parts, the RCONFIG pins can be used to establish these parameters—provided MFR\_CONFIG\_ ALL[6] = 0<sub>b</sub>. The RCONFIG pins only require a resistor terminating to SGND of the LTM4676. The RCONFIG pins are only monitored at initial power up and during a reset (MFR RESET) so modifying their values perhaps using a DAC after the part is powered will have no effect. To assure proper operation, the value of RCONFIG resistors applied to the LTM4676 pin-strapping pins must not deviate more than ±3% away from the target nominal values indicated in lookup Tables 2 to 5, over the lifetime of the product. Thin film, 1% tolerance (or better), ±50ppm/°C-T.C.R. rated (or better) resistors from vendors such as KOA Speer, Panasonic, Vishay and Yageo are good candidates. Noisy clock signals should not be routed near these pins.

### **VOLTAGE SELECTION**

When an output voltage is set using the RCONFIG pins on VOUTn\_CFG and VTRIMn\_CFG (MFR\_CONFIG\_ALL[6] =  $0_b$ ), the following parameters are set as a percentage of the output voltage:



•	VOUT_OV_FAULT_LIMIT	+10%
•	VOUT_OV_WARN	+7.5%
•	VOUT_MAX	+7.5%
•	VOUT_MARGIN_HI	+5%
•	POWER_GOOD_ON	-7%
•	POWER_GOOD_OFF	-8%
•	VOUT_MARGIN_LO	-5%
•	VOUT_UV_WARN	-6.5%
•	VOUT_UV_FAULT_LIMIT	-7%

# CONNECTING THE USB TO THE I<sup>2</sup>C/SMBus/PMBus CONTROLLER TO THE LTM4676 IN SYSTEM

The LTC USB to I<sup>2</sup>C/SMBus/PMBus controller can be interfaced to the LTM4676 on the user's board for programming, telemetry and system debug. The controller, when used in conjunction with LTpowerPlay, provides a powerful way to debug an entire power system. Faults are quickly diagnosed using telemetry, fault status registers and the fault log. The final configuration can be quickly developed and stored to the LTM4676 EEPROM.

Figures 5 and 6 illustrate the application schematics for powering, programming and communicating with one or more LTM4676s via the LTC I<sup>2</sup>C/SMBus/PMBus controller regardless of whether or not system power is present. If system power is not present the dongle will power the LTM4676 through the  $V_{DD33}$  supply pin. To initialize the part when  $SV_{IN}$  is not applied and the  $V_{DD33}$  pin is powered use global address 0x5B command 0xBD data 0x2B followed by address 0x5B command 0xBD data 0xC4. The part can now be communicated with, and the project file updated. To write the updated project file to the NVM issue a STORE\_USER\_ALL command. When  $SV_{IN}$  is applied, a MFR\_RESET must be issued to allow the PWM to be enabled and valid ADCs to be read.

Because of the controllers limited current sourcing capability, only the LTM4676s, their associated pull-up resistors and the I $^2$ C pull-up resistors should be powered from the ORed 3.3V/3.4V supply. In addition, any device sharing the I $^2$ C bus connections with the LTM4676 must not have body diodes between the SDA/SCL pins and their respective V $_{DD}$  node because this will interfere with bus communication in the absence of system power. In Figure 5, the dongle will not bias the LTM4676s when




Figure 5. LTC Controller Connection Suitable for Programming NVM of Up to 16 LTM4676s When  $V_{IN}$  Power is Absent, 0°C <  $T_{.J} \le 85$ °C






Figure 6. LTC Controller Connection Suitable for Programming NVM of Up to 16 LTM4676s When  $V_{IN}$  Power is Absent,  $T_A > 20^{\circ}C$  and  $T_J < 85^{\circ}C$ 

 $SV_{IN}$  is present. It is recommended the  $RUN_n$  pins be held low to avoid providing power to the load until the part is fully configured.

The LTC controller/adapter I $^2$ C connections are opto-isolated from the PC USB. The 3.3V/3/4V from the controller/adapter and the LTM4676 V $_{DD33}$  pin must be driven to each LTM4676 with a separate PFET or diode, according to Figures 5 and 6. Only when SV $_{IN}$  is not applied is it permissible for the V $_{DD33}$  pins to be electrically in parallel because the INTV $_{CC}$  LDO is off. The DC1613's 3.3V current limit is 100mA but typical V $_{DD33}$  currents are under 15mA. The V $_{DD33}$  does back drive the INTV $_{CC}$  pin. Normally this is not an issue if SV $_{IN}$  is open. The DC2086 is capable of delivering 3.4V at 2A.

Using a 4-pin header in Figure 5 or 6 maximizes flexibility to alter the LTM4676's NVM contents at any stage of the user's product development and production cycles. If the LTM4676's NVM is "pre-programmed", i.e., contains its finalized configuration, prior to being soldered to the user's PCB/motherboard—or, if other means have been provided for altering the LTM4676's NVM contents in the user's system—then the 3.3V/3.4V pin on the header is not needed, and a 3-pin header is sufficient to establish

GUI communications. The LTM4676 can be purchased with customized NVM contents; consult factory for details. Alternatively, the NVM contents of the LTM4676 can be configured in a mass production environment by designing for it in ICT (in-circuit test), or by providing a means of applying  $SV_{IN}$  while holding the LTM4676's RUN pins low. Communication to the module must be made possible via the SCL and SDA pins/nets in all NVM programming scenarios. Recommended headers are found in Tables 9 and 10.

# LTpowerPlay: AN INTERACTIVE GUI FOR DIGITAL POWER SYSTEM MANAGEMENT

LTpowerPlay is a powerful Windows-based development environment that supports Linear Technology digital power ICs including the LTM4676. The software supports a variety of different tasks. LTpowerPlay can be used to evaluate Linear Technology ICs by connecting to a demo board or the user application. LTpowerPlay can also be used in an offline mode (with no hardware present) in order to build multiple IC configuration files that can be saved and reloaded at a later time. LTpowerPlay provides unprecedented diagnostic and debug features. It becomes



Table 9. 4-Pin Headers, 2mm Pin-to-Pin Spacing, Gold Flash or Plating, Compatible with DC2086 Cables

MOUNTING STYLE	INSERTION ANGLE	INTERFACE STYLE	VENDOR	PART NUMBER	PINOUT STYLE (SEE TABLE 11)
	Vertical	Shrouded and Keyed Header	Hirose	DF3DZ-4P-2V(51) DF3DZ-4P-2V(50) DF3Z-4P-2V(50)	Type A
Surface Mount		Non Shrouded, Non-Keyed Header	3M	951104-2530-AR-PR	Type A and B Supported. Reversible/Not Keyed
Surface Mount	Dight Angle	Shrouded and Keyed Header	Hirose	DF3DZ-4P-2H(51) DF3DZ-4P-2H(50)	Type A
	Right Angle	Non Shrouded. Cable-to-Header/PCB Mechanics Yield Keying Effect	FCI	10112684-G03-04ULF	Type B. Keying Achieved by PCB Surface
	Vertical	Shrouded and Keyed Header	Hirose	DF3-4P-2DSA(01)	Type A
		Non Shrouded, Non-Keyed Header	Harwin	M22-2010405	Type A and B Supported. Reversible/Not Keyed
			Samtec	TMM-104-01-LS	
Through Holo			Sullins	NRPN041PAEN-RC	
Through-Hole		Shrouded and Keyed Header	Hirose	DF3-4P-2DS(01)	Type A
	Non Shrouded. Cable-to-Header/PCB	Norcomp	27630402RP2	Type B. Keying Achieved by Intentional PCB	
	Right Angle	Mechanics Yield Keying Effect	Harwin	M22-2030405	Interference
			Samtec	TMM-104-01-L-S-RA	

Table 10. 3-Pin Headers, 2mm Pin-to-Pin Spacing, Gold Flash or Plating, Compatible with DC2086 Cables

MOUNTING STYLE	INSERTION ANGLE	INTERFACE STYLE	VENDOR	PART NUMBER	PINOUT STYLE (SEE TABLE 12)	
	Vertical	Shrouded and Keyed Header	Hirose	DF3DZ-3P-2V(51) DF3DZ-3P-2V(50) DF3Z-3P-2V(50)	Type A	
Surface Mount		Non Shrouded, Non-Keyed Header	3M	951103-2530-AR-PR	Type A and B Supported. Reversible/Not Keyed	
Surface Mount	Dight Angle	Shrouded and Keyed Header Hirose DF3DZ-3P-2H(51) Type A DF3DZ-3P-2H(50)	Type A			
	Right Angle	Non Shrouded. Cable-to-Header/PCB Mechanics Yield Keying Effect	FCI	10112684-G03-03LF	Type B. Keying Achieved by PCB Surface	
		Shrouded and Keyed Header	Hirose	DF3-3P-2DSA(01)	Type A	
	Vertical	Non Shrouded, Non-Keyed Header	Harwin	M22-2010305	Type A and B Supported. Reversible/Not Keyed	
	Vertical		Samtec	TMM-103-01-LS		
Through Holo			Sullins	NRPN031PAEN-RC		
Through-Hole		Shrouded and Keyed Header	Hirose	DF3-3P-2DS(01)	Type A	
	Dight Anglo	Non Shrouded. Cable-to-Header/PCB	Norcomp	27630302RP2	Type B. Keying Achieved by Intentional PCB	
	Right Angle	Mechanics Yield Keying Effect	Harwin	M22-2030305	Interference	
			Samtec	TMM-103-01-L-S-RA		

Table 11. Recommended 4-Pin Header Pinout (Pin Numbering Scheme Adheres to Hirose Conventions). Interfaces to DC2086 Cables

PIN NUMBER	PINOUT STYLE "A" (SEE TABLE 9)	PINOUT STYLE "B" (SEE TABLE 9)
1	SDA	Isolated 3.3V/3.4V
2	GND	SCL
3	SCL	GND
4	Isolated 3.3V/3.4V	SDA

Table 12. Recommended 3-Pin Header Pinout (Pin Numbering Scheme Adheres to Hirose Conventions). Interfaces to DC2086 Cables

PIN NUMBER	PINOUT STYLE "A" (SEE TABLE 10)	PINOUT STYLE "B" (SEE TABLE 10)
1	SDA	SCL
2	GND	GND
3	SCL	SDA

4676fl



Table 13. 4-Pin Male-to-Male Shrouded and Keyed Adapter (Optional. Eases Creation of Adapter Cables, if Deviating from Recommended Connectors/Connector Pinouts). Interfaces to DC2086 Cables

Vendor	Part Number	Website
Hirose	DF3-4EP-2A	www.hirose.com, www.hirose.co.jp

a valuable diagnostic tool during board bring-up to program or tweak the power system or to diagnose power issues when bringing up rails. LTpowerPlay utilizes Linear Technology's USB-to-I<sup>2</sup>C/SMBus/PMBus controller to communication with one of the many potential targets including the DC1811 (single LTM4676) or DC1989 (dual, triple, quad LTM4676) demo boards, or a customer target system. The software also provides an automatic update feature to keep the revisions current with the latest set of device drivers and documentation. A great deal of context

sensitive help is available with LTpowerPlay along with several tutorial demos. Complete information is available at http://www.linear.com/ltpowerplay

# PMBus COMMUNICATION AND COMMAND PROCESSING

The LTM4676 has one deep buffer to hold the last data written for each supported command prior to processing as shown in Figure 8; Write Command Data Processing. When the part receives a new command from the bus, it copies the data into the Write Command Data Buffer, indicates to the internal processor that this command data needs to be fetched, and converts the command to its internal format so that it can be executed.




Figure 7




Figure 8. Write Command Data Processing

Two distinct parallel blocks manage command buffering and command processing (fetch, convert, and execute) to ensure the last data written to any command is never lost. Command data buffering handles incoming PM-Bus writes by storing the command data to the Write Command Data Buffer and marking these commands for future processing. The internal processor runs in parallel and handles the sometimes slower task of fetching, converting and executing commands marked for processing.

Some computationally intensive commands (e.g., timing parameters, temperatures, voltages and currents) have internal processor execution times that may be long relative to PMBus timing. If the part is busy processing a command, and new command(s) arrive, execution may be delayed or processed in a different order than received. The part indicates when internal calculations are in process via bit 5 of MFR\_COMMON ('calculations not pending'). When the part is busy calculating, bit 5 is cleared. When this bit is set, the part is ready for another command. An example polling loop is provided in Figure 8 which ensures that commands are processed in order while simplifying error handling routines.

When the part receives a new command while it is busy, it will communicate this condition using standard PMBus protocol. Depending on part configuration it may either NACK the command or return all ones (0xFF) for reads. It may also generate a BUSY fault and ALERT notification, or stretch the SCL clock low. For more information refer to PMBus Specification v1.1, Part II, Section 10.8.7 and SMBus v2.0 section 4.3.3. Clock stretching can be enabled by asserting bit 1 of MFR\_CONFIG\_ALL. Clock stretching will only occur if enabled and the bus communication speed exceeds 100kHz.

PMBus busy protocols are well accepted standards, but can make writing system level software somewhat complex. The part provides three 'hand shaking' status bits which reduce complexity while enabling robust system level communication.

The three hand shaking status bits are in the MFR COMMON register. When the part is busy executing an internal operation, it will clear bit 6 of MFR COMMON ('chip not busy'). When the part is busy specifically because it is in a transitional VOUT state (margining hi/lo, power off/on, moving to a new output voltage set point, etc.) it will clear bit 4 of MFR COMMON ('output not in transition'). When internal calculations are in process, the part will clear bit 5 of MFR\_COMMON ('calculations not pending'). These three status bits can be polled with a PMBus read byte of the MFR COMMON register until all three bits are set. A command immediately following the status bits being set will be accepted without NACKing or generating a BUSY fault/ALERT notification. The part can NACK commands for other reasons, however, as required by the PMBus spec (for instance, an invalid command or data). An example of a robust command write algorithm for the VOUT\_COMMAND<sub>n</sub> register is provided in Figure 9.

```
// wait until bits 6, 5, and 4 of MFR_COMMON are all set
do
{
    mfrCommonValue = PMBUS_READ_BYTE(0xEF);
    partReady = (mfrCommonValue & 0x68) == 0x68;
}while(!partReady)

// now the part is ready to receive the next command
PMBUS_WRITE_WORD(0x21, 0x2000); //write VOUT_COMMAND to 2V
```

Figure 9. Example of a Command Write of VOUT COMMAND

It is recommended that all command writes (write byte, write word, etc.) be preceded with a polling loop to avoid the extra complexity of dealing with busy behavior and unwanted ALERT notification. A simple way to achieve this is by creating SAFE\_WRITE\_BYTE() and SAFE\_WRITE\_WORD() subroutines. The above polling mechanism allows one's software to remain clean and simple while robustly communicating with the part. For a detailed discussion of these topics and other special cases please refer to the application note section located at www.linear.com/designtools/app\_notes.



When communicating using bus speeds at or below 100kHz, the polling mechanism shown here provides a simple solution that ensures robust communication without clock stretching. At bus speeds in excess of 100kHz, it is strongly recommended that the part be configured to enable clock stretching. This requires a PMBus master that supports clock stretching. System software that detects and properly recovers from the standard PMBus NACK/BUSY faults as described in the PMBus Specification v1.1, Part II, Section 10.8.7 is required to communicate above 100kHz without clock stretching. Clock stretching will not extend the PMBus speed beyond the specified 400kHz.

# THERMAL CONSIDERATIONS AND OUTPUT CURRENT DERATING

The thermal resistances reported in the Pin Configuration section of this data sheet are consistent with those parameters defined by JESD51-12 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a µModule package mounted to a hardware test board defined by JESD51-9 ("Test Boards for Area Array Surface Mount Package Thermal Measurements"). The motivation for providing these thermal coefficients is found in JESD 51-12 ("Guidelines for Reporting and Using Electronic Package Thermal Information").

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to predict the  $\mu$ Module regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are in-and-of themselves not relevant to providing guidance of thermal performance; instead, the derating curves provided later in this data sheet can be used in a manner that yields insight and guidance pertaining to one's application-usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section gives four thermal coefficients explicitly defined in JESD 51-12; these coefficients are quoted or paraphrased below:

- 1  $\theta_{JA}$ , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.
- 2 θ<sub>JCbottom</sub>, the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical μModule regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.
- 3  $\theta_{JCtop}$ , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical  $\mu$ Module regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.
- 4  $\theta_{JB}$ , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module regulator and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD 51-9.

LINEAR TECHNOLOGY

A graphical representation of the aforementioned thermal resistances is given in Figure 10; blue resistances are contained within the  $\mu$ Module regulator, whereas green resistances are external to the  $\mu$ Module package.

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD 51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a  $\mu$ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module package—as the standard defines for  $\theta_{JCtop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within the LTM4676, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the LTM4676 and the specified PCB with all of the correct

material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JSED 51-9 and JESD 51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the LTM4676 with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled environment chamber while operating the device at the same power loss as that which was simulated. The outcome of this process and due diligence yields the set of derating curves provided in later sections of this data sheet, along with well-correlated JESD51-12-defined  $\theta$  values provided in the Pin Configuration section of this data sheet.

The 1V, 1.8V and 3.3V power loss curves in Figures 11, 12 and 13 respectively can be used in coordination with the load current derating curves in Figures 14 to 31 for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4676 with various heat sinking and air flow conditions. These thermal resistances represent demonstrated performance of the LTM4676 on DC1543 hardware; a 4-layer FR4 PCB measuring 99mm $\times$ 113mm $\times$ 1.6mm using outer and inner copper weights of 2oz and 1oz, respectively. The power loss curves are taken at room temperature, and are increased with multiplicative factors with ambient temperature. These approximate factors are listed in Table 14.




Figure 10. Graphical Representation of JESD51-12 Thermal Coefficients



(Compute the factor by interpolation, for intermediate temperatures.) The derating curves are plotted with the LTM4676's paralleled outputs initially sourcing up to 26A and the ambient temperature at 30°C. The output voltages are 1V, 1.8V and 3.3V. These are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without air flow, and with and without a heat sink attached with thermally conductive adhesive tape. The BGA heat sinks evaluated in Table 18 (and attached to the LTM4676 with thermally conductive adhesive tape listed in Table 19) yield very comparable performance in laminar airflow despite being visibly different in construction and form factor. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power while increasing ambient temperature. The decreased output current decreases the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example in Figure 15, the load current is derated to ~19A at ~80°C ambient with 400LFM airflow and no heat sink and the room temperature (25°C) power loss for this  $12V_{IN}$  to  $1V_{OUT}$  at  $19A_{OUT}$  condition is ~4W. A 4.8W loss is calculated by multiplying the ~4W room temperature loss from the 12V<sub>IN</sub> to 1V<sub>OUT</sub> power loss curve

at 19A (Figure 11), with the 1.2 multiplying factor at 80°C ambient (from Table 14). If the 80°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 40°C divided by 4.8W yields a thermal resistance,  $\theta_{JA}$ , of 8.3°C/W—in good agreement with Table 15. Tables 15, 16 and 17 provide equivalent thermal resistances for 1V, 1.8V and 3.3V outputs with and without air flow and heat sinking. The derived thermal resistances in Tables 15, 16 and 17 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with ambient temperature multiplicative factors from Table 14.

Table 14. Power Loss Multiplicative Factors vs Ambient Temperature

AMBIENT TEMPERATURE	POWER LOSS MULTIPLICATIVE FACTOR
Up to 40°C	1.00
50°C	1.05
60°C	1.10
70°C	1.15
80°C	1.20
90°C	1.25
100°C	1.30
110°C	1.35
120°C	1.40

### Table 15. 1.0V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 14, 15, 16	5, 12, 24	Figure 11	0	None	10.6
Figures 14, 15, 16	5, 12, 24	Figure 11	200	None	9.5
Figures 14, 15, 16	5, 12, 24	Figure 11	400	None	8.5
Figures 17, 18, 19	5, 12, 24	Figure 11	0	BGA Heat Sink	9.8
Figures 17, 18, 19	5, 12, 24	Figure 11	200	BGA Heat Sink	8.2
Figures 17, 18, 19	5, 12, 24	Figure 11	400	BGA Heat Sink	7.1

### Table 16. 1.8V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 20, 21, 22	5, 12, 24	Figure 12	0	None	10.7
Figures 20, 21, 22	5, 12, 24	Figure 12	200	None	9.4
Figures 20, 21, 22	5, 12, 24	Figure 12	400	None	8.4
Figures 23, 24, 25	5, 12, 24	Figure 12	0	BGA Heat Sink	9.9
Figures 23, 24, 25	5, 12, 24	Figure 12	200	BGA Heat Sink	8.3
Figures 23, 24, 25	5, 12, 24	Figure 12	400	BGA Heat Sink	7.1

### Table 17. 3.3V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 26, 27, 28	5, 12, 24	Figure 13	0	None	10.6
Figure 26, 27, 28	5, 12, 24	Figure 13	200	None	9.3
Figure 26, 27, 28	5, 12, 24	Figure 13	400	None	8.4
Figure 29, 30, 31	5, 12, 24	Figure 13	0	BGA Heat Sink	10.0
Figure 29, 30, 31	5, 12, 24	Figure 13	200	BGA Heat Sink	8.4
Figure 29, 30, 31	5, 12, 24	Figure 13	400	BGA Heat Sink	7.3

### Table 18. Heat Sink Manufacturer (Thermally Conductive Adhesive Tape Pre-Attached)

HEAT SINK MANUFACTURER	PART NUMBER	WEBSITE
Aavid Thermalloy	375424B00034G	www.aavid.com
Cool Innovations	4-050503PT411	www.coolinnovations.com
Wakefield Engineering	LTN20069	www.wakefield.com

### Table 19. Thermally Conductive Adhesive Tape Vendor

THERMALLY CONDUCTIVE ADHESIVE TAPE MANUFACTURER	PART NUMBER	WEBSITE
Chomerics	T411	www.chomerics.com



Table 20. LTM4676 Channel Output Voltage Response vs Component Matrix. 6.5A Load-Stepping at 6.5A/µs. Typical Measured Values

C <sub>OUTH</sub> VENDORS	PART NUMBER	C <sub>OUTL</sub> VENDORS	PART NUMBER
AVX	12106D107MAT2A (100µF, 6.3V, 1210 Case Size)	Sanyo POSCAP	6TPF330M9L (330μF, 6.3V, 9mΩ ESR, D3L Case Size)
Murata	GRM32ER60J107ME20L (100µF, 6.3V, 1210 Case Size)	Sanyo POSCAP	6TPD470M (470μF, 6.3V, 10mΩ ESR, D4D Case Size)
Taiyo Yuden	JMK325BJ107MM-T (100μF, 6.3V, 1210 Case Size)	Sanyo POSCAP	2R5TPE470M9 (470μF, 2.5V, 9mΩ ESR, D2E Case Size)
TDK	C3225X5R0J107MT (100µF, 6.3V, 1210 Case Size)		

V <sub>OUT</sub> ,	V <sub>IN</sub> ,	REF. Circuit*	C <sub>OUTH</sub> , (CERAMIC OUTPUT CAP)	C <sub>OUTL</sub> , (BULK OUTPUT CAP)	CONNECT COMP <sub>na</sub> TO COMP <sub>nb</sub> ? (INTERNAL LOOP COMP)	R <sub>THn</sub> (EXT LOOP COMP) (kΩ)	C <sub>THn</sub> (EXT LOOP COMP) (nF)	f <sub>SW</sub> (kHz)	F <sub>SWPHCFG</sub> PIN- STRAP, RESISTOR TO SGND (Table 4) (kΩ)	V <sub>OUT n CFG</sub> PIN- STRAP RESISTOR TO SGND (Table 2) (kΩ)	V <sub>TRIM</sub> ncfg PIN- STRAP, RESISTOR TO SGND (Table 3) (kΩ)	TRANS- IENT DROOP (OA TO 6.5A) (mV)	PK-PK DEVI- ATION (OA TO 6.5A TO OA) (mV)	RECOV- ERY TIME (µs)
0.9	5	Test Ckt. 2	$100\mu F \times 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	1.65	None	42	79	45
0.9	5	Test Ckt. 2	$100 \mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.12	2.2	350	22.6	1.65	None	91	162	40
0.9	12	Test Ckt. 1	100μF×7	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	1.65	None	42	79	45
0.9	12	Test Ckt. 1	$100\mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.12	2.2	350	22.6	1.65	None	91	162	40
0.9	24	Test Ckt. 1	$100\mu F \times 7$	None	Yes, cf. Fig. 44	N/A	N/A	250	32.4	1.65	None	45	85	45
0.9	24	Test Ckt. 1	$100 \mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.12	2.2	350	22.6	1.65	None	94	165	40
1	5	Test Ckt. 2	$100\mu F \times 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	2.43	0	44	85	45
1	5	Test Ckt. 2	$100 \mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.22	2.2	350	22.6	2.43	0	90	160	40
1	12	Test Ckt. 1	$100\mu F \!\times\! 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	2.43	0	44	85	45
1	12	Test Ckt. 1	100μF×3	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.22	2.2	350	22.6	2.43	0	90	160	40
1	24	Test Ckt. 1	$100\mu F \times 7$	None	Yes, cf. Fig. 44	N/A	N/A	250	32.4	2.43	0	47	90	45
1	24	Test Ckt. 1	$100 \mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.22	2.2	350	22.6	2.43	0	93	164	40
1.2	5	Test Ckt. 2	$100\mu F \times 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	3.24	0	45	85	45
1.2	5	Test Ckt. 2	$100 \mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.42	2.2	350	22.6	3.24	0	89	149	40
1.2	12	Test Ckt. 1	$100\mu F \!\times\! 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	3.24	0	45	85	45
1.2	12	Test Ckt. 1	$100\mu F \! \times \! 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.42	2.2	350	22.6	3.24	0	89	149	40
1.2	24	Test Ckt. 1	$100\mu F \! \times \! 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	3.24	0	48	81	45
1.2	24	Test Ckt. 1	$100\mu F \! \times \! 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.42	2.2	350	22.6	3.24	0	92	154	40
1.5	5	Test Ckt. 2	$100\mu F \times 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	4.22	None	45	85	45
1.5	5	Test Ckt. 2	$100 \mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.75	2.2	350	22.6	4.22	None	89	149	40
1.5	12	Test Ckt. 1	$100\mu F \!\times\! 7$	None	Yes, cf. Fig. 44	N/A	N/A	350	22.6	4.22	None	45	85	45
1.5	12	Test Ckt. 1	$100\mu F \! \times \! 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.75	2.2	350	22.6	4.22	None	89	149	40
1.5	24	Test Ckt. 1	$100\mu F \! \times \! 7$	None	Yes, cf. Fig. 44	N/A	N/A	425	18.0	4.22	None	48	91	45
1.5	24	Test Ckt. 1	$100\mu F \! \times \! 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.75	2.2	350	22.6	4.22	None	93	156	40
1.8	5	Test Ckt. 2	$100\mu F \times 7$	None	Yes, cf. Fig. 44	N/A	N/A	425	18.0	6.34	0	45	85	45
1.8	5	Test Ckt. 2	$100 \mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.99	2.2	500	None	6.34	0	88	144	40
1.8	12	Test Ckt. 1	100μF×7	None	Yes, cf. Fig. 44	N/A	N/A	500	None	6.34	0	45	85	45
1.8	12	Test Ckt. 1	100μF×3	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.99	2.2	500	None	6.34	0	88	144	40
1.8	24	Test Ckt. 1	100μF×7	None	Yes, cf. Fig. 44	N/A	N/A	500	None	6.34	0	48	92	45
1.8	24	Test Ckt. 1	$100\mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	4.99	2.2	500	None	6.34	0	94	158	40

/ LINEAR

Table 20. LTM4676 Channel Output Voltage Response vs Component Matrix. 6.5A Load-Stepping at 6.5A/µs. Typical Measured Values

V <sub>OUT</sub> ,,	V <sub>IN,n</sub> (V)	REF. Circuit*	C <sub>OUTH</sub> n (CERAMIC OUTPUT CAP)	C <sub>OUTL</sub> , (BULK OUTPUT CAP)	CONNECT COMP <sub>na</sub> TO COMP <sub>nb</sub> ? (INTERNAL LOOP COMP)	R <sub>THn</sub> (EXT LOOP COMP) (kΩ)	C <sub>TH</sub> , (EXT LOOP COMP) (nF)	f <sub>SW</sub> (kHz)	F <sub>SWPHCFG</sub> PIN- STRAP, RESISTOR TO SGND (Table 4) (kΩ)	V <sub>OUT n CFG</sub> PIN- STRAP RESISTOR TO SGND (Table 2) (kΩ)	V <sub>TRIMACFG</sub> PIN- STRAP, RESISTOR TO SGND (Table 3) (kΩ)	TRANS- IENT DROOP (OA TO 6.5A) (mV)	PK-PK DEVI- ATION (OA TO 6.5A TO OA) (mV)	RECOV- ERY TIME (µs)
2.5	5	Test Ckt. 2	100μF×7	None	Yes, cf. Fig. 44	N/A	N/A	425	18.0	10.7	None	46	86	45
2.5	5	Test Ckt. 2	$100\mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	5.62	2.2	575	15.4	10.7	None	89	148	40
2.5	12	Test Ckt. 1	100μF×7	None	Yes, cf. Fig. 44	N/A	N/A	575	15.4	10.7	None	46	86	45
2.5	12	Test Ckt. 1	$100\mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	5.62	2.2	575	15.4	10.7	None	90	150	40
2.5	24	Test Ckt. 1	100μF×7	None	Yes, cf. Fig. 44	N/A	N/A	650	12.7	10.7	None	48	94	45
2.5	24	Test Ckt. 1	$100\mu F \times 3$	330µF	No. Use R <sub>TH</sub> , C <sub>TH</sub>	5.62	2.2	650	12.7	10.7	None	92	154	40
3.3	5	Test Ckt. 2	100μF×5	None	Yes, cf. Fig. 44	N/A	N/A	425	18.0	22.6	None	56	110	45
3.3	12	Test Ckt. 1	100μF×5	None	Yes, cf. Fig. 44	N/A	N/A	650	12.7	22.6	None	60	112	45
3.3	24	Test Ckt. 1	100μF×5	None	Yes, cf. Fig. 44	N/A	N/A	750	10.7	22.6	None	62	115	45
5**	12	Test Ckt. 1	100μF×5	None	Yes, cf. Fig. 44	N/A	N/A	750	10.7	32.4	7.68	62	125	50
5**	24	Test Ckt. 1	100μF×5	None	Yes, cf. Fig. 44	N/A	N/A	1000	9.09	32.4	7.68	65	130	50

<sup>\*</sup>For all conditions:  $C_{INH}$  input capacitance is  $10\mu F \times 3$ , per channel  $(V_{IN0}, V_{IN1})$ .  $C_{INL}$  bulk input capacitance of  $150\mu F$  is optional if  $V_{IN}$  has very low input impedance.

# APPLICATIONS INFORMATION-DERATING CURVES




Figure 11. 1V<sub>OUT</sub> Power Loss Curve




Figure 12. 1.8V<sub>OUT</sub> Power Loss Curve




Figure 13. 3.3V<sub>OUT</sub> Power Loss Curve

<sup>\*\*</sup> $5V_{OUT}$  supported on  $V_{OUT1}$  channel output, only.  $V_{OUT0}$  channel supported range of output voltage regulation is limited to  $4V_{OUT}$ , max. Exception for dual phase single output operation shown in Figure 42.

# APPLICATIONS INFORMATION-DERATING CURVES




Figure 14. 5V to 1V Derating Curve, No Heat Sink




Figure 15. 12V to 1V Derating Curve, No Heat Sink




Figure 16. 24V to 1V Derating Curve, No Heat Sink




Figure 17. 5V to 1V Derating Curve, BGA Heat Sink




Figure 18. 12V to 1V Derating Curve, BGA Heat Sink




Figure 19. 24V to 1V Derating Curve, BGA Heat Sink




Figure 20. 5V to 1.8V Derating Curve, No Heat Sink




Figure 21. 12V to 1.8V Derating Curve, No Heat Sink




Figure 22. 24V to 1.8V Derating Curve, No Heat Sink



# APPLICATIONS INFORMATION-DERATING CURVES




Figure 23. 5V to 1.8V Derating Curve, with Heat Sink




Figure 24. 12V to 1.8V Derating Curve, with Heat Sink




Figure 25. 24V to 1.8V Derating Curve, with Heat Sink




Figure 26. 5V to 3.3V Derating Curve, No Heat Sink




Figure 27. 12V to 3.3V Derating Curve, No Heat Sink




Figure 28. 24V to 3.3V Derating Curve, with Heat Sink




Figure 29. 5V to 3.3V Derating Curve, with Heat Sink




Figure 30. 12V to 3.3V Derating Curve, with Heat Sink




Figure 31. 24V to 3.3V Derating Curve, with Heat Sink



#### **EMI PERFORMANCE**

The  $SW_n$  pin provides access to the midpoint of the power MOSFETs in LTM4676's power stages.

Connecting an optional series RC network from  $SW_n$  to GND can dampen high frequency (~30MHz+) switch node ringing caused by parasitic inductances and capacitances in the switched-current paths. The RC network is called a snubber circuit because it dampens (or "snubs") the resonance of the parasitics, at the expense of higher power loss.

To use a snubber, choose first how much power to allocate to the task and how much PCB real estate is available to implement the snubber. For example, if PCB space allows a low inductance 1W resistor to be used—derated conservatively to 600 mW ( $P_{SNUB}$ )—then the capacitor in the snubber network ( $C_{SW}$ ) is computed by:

$$C_{SW} = \frac{P_{SNUB}}{V_{INn(MAX)^2} \bullet f_{SW}}$$

where  $V_{INn(MAX)}$  is the maximum input voltage that the input to the power stage ( $V_{INn}$ ) will see in the application, and  $f_{SW}$  is the DC/DC converter's switching frequency of operation.  $C_{SW}$  should be NPO, COG or X7R-type (or better) material.

The snubber resistor  $(R_{SW})$  value is then given by:

$$R_{SW} = \sqrt{\frac{5nH}{C_{SW}}}$$

The snubber resistor should be low ESL and capable of withstanding the pulsed currents present in snubber circuits. A value between  $0.7\Omega$  and  $4.2\Omega$  is normal.

For ease of snubber implementation, integrated 2.2nF snubber capacitors connect to each of the LTM4676's channel switch nodes via a low inductance path. The electrically floating ends of these snubber capacitors are made available on the  $SNUB_n$  pins of the LTM4676. Using the aforementioned guidance on snubber selection, a properly sized snubber resistor can be conveniently connected directly between  $SNUB_n$  and GND.

EMI performance of LTM4676 (on DC1811) with and without a snubber is compared and contrasted in Figures 32 and 33. The snubber resistors applied to the SNUB<sub>n</sub> pins reduce EMI signal amplitude by several dB $\mu$ V/m.




Figure 32. Radiated Emissions Scan of LTM4676 Producing  $1V_{OUT}$  at 26A, from  $12V_{IN}$ . DC1811 Hardware with Outputs Paralleled. No Snubbers Applied.  $f_{SW} = 350 kHz$ . Measured in a 10m Chamber. Peak Detect Method




Figure 33. Radiated Emissions Scan of LTM4676 Producing  $1V_{OUT}$  at 26A, from  $12V_{IN}$ . DC1811 Hardware with Outputs Paralleled.  $1\Omega$  (1/4W rated) Snubber Resistors Applied from SNUB<sub>n</sub> to GND.  $f_{SW} = 350 \text{kHz}$ . Measured in a 10m Chamber. Peak Detect Method

LINEAR TECHNOLOGY


#### SAFETY CONSIDERATIONS

The LTM4676 modules do not provide galvanic isolation from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

The fuse or circuit breaker should be selected to limit the current to the regulator during overvoltage in case of an internal top MOSFET fault. If the internal top MOSFET fails, then turning it off will not resolve the overvoltage, thus the internal bottom MOSFET will turn on indefinitely trying to protect the load. Under this fault condition, the input voltage will source very large currents to ground through the failed internal top MOSFET and enabled internal bottom MOSFET. This can cause excessive heat and board damage depending on how much power the input voltage can deliver to this system. A fuse or circuit breaker can be used as a secondary fault protector in this situation. The device does support over current and overtemperature protection.

### LAYOUT CHECKLIST/EXAMPLE

The high integration of LTM4676 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.



- Use large PCB copper areas for high current paths, including V<sub>INn</sub>, GND and V<sub>OUTn</sub>. It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V<sub>INn</sub>, GND and V<sub>OUTn</sub> pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads, unless they are capped or plated over.
- Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND at Channel 1's load GND sense point.
- For parallel modules, tie the V<sub>OUTn</sub>, V<sub>OSNS0</sub><sup>+</sup>/V<sub>OSNS</sub><sup>-</sup> and/ or V<sub>OSNS1</sub>/SGND voltage-sense differential pair lines, RUN<sub>n</sub>, GPIO<sub>n</sub>, COMP<sub>na</sub>, SYNC and SHARE\_CLK pins together—as shown in Figure 39.
- Bring out test points on the signal pins for monitoring. Figure 34 gives a good example of the recommended layout.




Figure 34. Recommended PCB Layout Package Top View








Figure 35. 26A, 1.5V Output DC/DC µModule Regulator with I2C/SMBus/PMBus Serial Interface



(36a) 5V<sub>IN</sub>, Figure 35 Circuit



(36b) 12V $_{\mbox{\scriptsize IN}}$  , Figure 35 Circuit with INTV $_{\mbox{\scriptsize CC}}$  Open and V $_{\mbox{\scriptsize OUT}}$  Commanded to 1V

Figure 36. Current Sharing Performance of the LTM4676's Channels

LINEAR







Figure 37. 13A, 1.2V and 2.5V Outputs Generated from 3.3V Power Input and Providing I<sup>2</sup>C/SMBus/PMBus Serial Interface






(38a) PMBus Operation (Reg. 0x01):  $0x80 \rightarrow 0xA8$  (Margin High)







(38c) PMBus Operation (Reg. 0x01):  $0x80 \rightarrow 0x98$  (Margin Low)

(38d) PMBus Operation (Reg. 0x01):  $0x98 \rightarrow 0x80$  (Margin Off)

Figure 38. Output Voltage Margining, Figure 37 Circuit






Figure 39. Four Paralleled LTM4676 Producing  $1V_{OUT}$  at Up to 100A. Integrated Power System Management Features Accessible Over 2-Wire  $1^2$ C/SMBus/PMBus Serial Interface. For Evaluation and More Information, See Demo Boards DC1989, DC1989A-C




Figure 40. One LTM4676 Operating In Parallel with 3xLTM4620A or 3xLTM4630 (See Demo Boards DC2106A-A, DC2106A-B) Producing  $1V_{OUT}$  at up to  $100A \sim 130A$ . Power System Management Features Accessible Through LTM4676. See Figure 41






Figure 41a. LTM4676 Paralleled with 3x LTM4620A (Up to 100A Output)





Figure 41b. LTM4676 Paralleled with 3x LTM4630 (Up to 130A Output)

Figure 41. Current Sharing Performance of Figure 40 Circuit at  $12V_{IN}$ 



- As a Result of the 2:1 Feedback Resistor-Divider Network (R<sub>DIV1</sub> and R<sub>DIV2</sub>), All LTM4676 Channel 0 V<sub>OUT</sub>-Related Parameters, Thresholds, and V<sub>OUT</sub> Telemetry Are Commanded and Readback as One-Half of What Is Desired or Present at the Load (Explicitly: 5VoUT at the Load Corresponds to a VOUT\_COMMAND<sub>0</sub> Setting of 2.5V and a READ\_VOUT<sub>0</sub> Result of 2.5V)
- In this Configuration, the Output Current Reading of Channel O Reads Lower Than Normal and Is Invalid (and Similarly, for Related Telemetry: Channel O Output Power and Input Current Readback). All Channel 1 Telemetry, However, Remains Valid

Figure 42. 26A, 5V Output DC/DC µModule Regulator with Serial Interface




Figure 43. Output Derating Curve of Figure 42 Circuit Tested on DC1811A, 12V<sub>IN</sub>, No Heat Sink

# PACKAGE DESCRIPTION




PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

Table 21. LTM4676 BGA Pinout


PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	V <sub>OUTO</sub>	B1	V <sub>OUTO</sub>	C1	V <sub>OUTO</sub>	D1	V <sub>OUTO</sub>	E1	I <sub>SNS0b</sub> -	F1	I <sub>SNSOb</sub> +
A2	V <sub>OUTO</sub>	B2	V <sub>OUTO</sub>	C2	V <sub>OUTO</sub>	D2	V <sub>OUTO</sub>	E2	I <sub>SNS0a</sub> -	F2	I <sub>SNS0a</sub> +
A3	V <sub>OUTO</sub>	В3	V <sub>OUTO</sub>	C3	V <sub>OUTO</sub>	D3	V <sub>OUTO</sub>	E3	GND	F3	GND
A4	GND	B4	GND	C4	GND	D4	GND	E4	GPIO₀	F4	GPIO <sub>1</sub>
A5	SNUB <sub>0</sub>	B5	GND	C5	TSNS <sub>0b</sub>	D5	TSNS <sub>0a</sub>	E5	ALERT	F5	RUN <sub>0</sub>
A6	GND	В6	GND	C6	GND	D6	SDA	E6	SCL	F6	RUN <sub>1</sub>
A7	GND	В7	GND	C7	GND	D7	GND	E7	SYNC	F7	SGND
A8	GND	B8	GND	C8	GND	D8	COMP <sub>0b</sub>	E8	COMP <sub>0a</sub>	F8	SGND
А9	GND	В9	GND	C9	GND	D9	V <sub>OSNS0</sub> <sup>+</sup>	E9	V <sub>OSNS0</sub> <sup>-</sup>	F9	INTV <sub>CC</sub>
A10	GND	B10	SW <sub>0</sub>	C10	DNC	D10	V <sub>ORB0</sub> +	E10	V <sub>ORB0</sub> <sup>-</sup>	F10	GND
A11	V <sub>INO</sub>	B11	V <sub>INO</sub>	C11	V <sub>INO</sub>	D11	V <sub>INO</sub>	E11	DNC	F11	SV <sub>IN</sub>
A12	V <sub>INO</sub>	B12	V <sub>INO</sub>	C12	V <sub>INO</sub>	D12	V <sub>INO</sub>	E12	V <sub>INO</sub>	F12	SV <sub>IN</sub>

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	I <sub>SNS1b</sub> -	H1	I <sub>SNS1b</sub> <sup>+</sup>	J1	V <sub>OUT1</sub>	K1	V <sub>OUT1</sub>	L1	V <sub>OUT1</sub>	M1	V <sub>OUT1</sub>
G2	I <sub>SNS1a</sub> -	H2	I <sub>SNS1a</sub> +	J2	V <sub>OUT1</sub>	K2	V <sub>OUT1</sub>	L2	V <sub>OUT1</sub>	M2	V <sub>OUT1</sub>
G3	GND	Н3	GND	J3	V <sub>OUT1</sub>	К3	V <sub>OUT1</sub>	L3	V <sub>OUT1</sub>	М3	V <sub>OUT1</sub>
G4	ASEL	H4	F <sub>SWPHCFG</sub>	J4	GND	K4	GND	L4	GND	M4	GND
G5	V <sub>OUTOCFG</sub>	H5	V <sub>TRIMOCFG</sub>	J5	TSNS <sub>1a</sub>	K5	TSNS <sub>1b</sub>	L5	GND	M5	SNUB <sub>1</sub>
G6	V <sub>OUT1CFG</sub>	H6	V <sub>TRIM1CFG</sub>	J6	$V_{DD25}$	K6	WP	L6	GND	M6	GND
G7	SGND	H7	SHARE_CLK	J7	$V_{DD33}$	K7	GND	L7	GND	M7	GND
G8	SGND	Н8	COMP <sub>1a</sub>	J8	COMP <sub>1b</sub>	K8	GND	L8	GND	M8	GND
G9	INTV <sub>CC</sub>	Н9	V <sub>OSNS1</sub>	J9	V <sub>ORB1</sub>	K9	GND	L9	GND	М9	GND
G10	GND	H10	GND	J10	GND	K10	DNC	L10	SW1	M10	GND
G11	GND	H11	DNC	J11	V <sub>IN1</sub>	K11	V <sub>IN1</sub>	L11	V <sub>IN1</sub>	M11	V <sub>IN1</sub>
G12	GND	H12	V <sub>IN1</sub>	J12	V <sub>IN1</sub>	K12	V <sub>IN1</sub>	L12	V <sub>IN1</sub>	M12	V <sub>IN1</sub>

# PACKAGE DESCRIPTION




# PACKAGE PHOTOGRAPH





# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	12/13	Added Video Tech Clip link	1
		Corrected figure numbers in Tables 15, 16 and 17	61
В	2/14	Added SnPb BGA option	1, 3
		Updated part number in Figure 40	71






Figure 44. 13A, 1V and 13A, 1.8V Output DC/DC μModule Regulator with Serial Interface

# **DESIGN RESOURCES**

SUBJECT	DESCRIPTION					
μModule Design and Manufacturing Resources	Design:					
µModule Regulator Products Search	1. Sort table of products by parameters and download the result as a spread sheet.					
	2. Search using the Quick Power Search parametric table.					
	Quick Power Search					
	Input V <sub>in</sub> (Min) V V <sub>in</sub> (Max) V					
	Output V <sub>out</sub> V I <sub>out</sub> A					
	Search					
TechClip Videos	Quick videos detailing how to bench test electrical and thermal performance of µModule products.					
Digital Power System Management	Linear Technology's family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.					

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM4620A	Dual 13A or Single 26A Step-Down µModule Regulator	$4.5V \le V_{IN} \le 16V$ , $0.6V \le V_{OUT} \le 5.3V$ , $15mm \times 15mm \times 4.41mm$ LGA
LTM4630	Dual 18A or Single 36A Step-Down µModule Regulator	$4.5V \le V_{IN} \le 15V$ , $0.6V \le V_{OUT} \le 1.8V$ , $16mm \times 16mm \times 4.41mm$ LGA
LTM4641	10A µModule Regulator with Advanced Input and Load Protection	$4.5V \le V_{IN} \le 38V$ , $0.6V \le V_{OUT} \le 6V$ , $15mm \times 15mm \times 5.01mm$ BGA
LTC3880/LTC3883	Dual and Single Output DC/DC Controllers with Power System Management	0.5% TUE 16-Bit ADC, Voltage/Current/Temperature Monitoring and Supervision
LTC2977/LTC2974	8- and 4-Channel PMBus Power System Managers	0.25% TUE 16-Bit ADC, Voltage/Temperature Monitoring and Supervision

Licensed under U.S. Patent 7000125 and other related patents worldwide. \\

LT 0214 REV B • PRINTED IN USA

LINEAR
TECHNOLOGY
© LINEAR TECHNOLOGY CORPORATION 2013