

# LMK030xxC Evaluation Board

## User's Guide



November 2013  
SNAU040A


---



## **LMK03000C/01C/02C/33C**

Precision Clock Conditioner with Integrated VCO  
Evaluation Board Operating Instructions

**April 2009**



## TABLE OF CONTENTS

EQUIPMENT .....	5
BASIC OPERATION.....	6
LMK03000C BOARD INFORMATION .....	9
LOOP FILTER #1 .....	9
OSCin.....	10
Fout .....	10
Loop Filter .....	10
Features of the board.....	11
Other Important Notes .....	11
Evaluation Board Revision v1.0 Errata .....	11
Results.....	11
PHASE NOISE.....	11
DELAYS .....	13
VCO PERFORMANCE.....	14
IMPACT OF REFERENCE ON PHASE NOISE .....	16
LMK03001C BOARD INFORMATION .....	17
LOOP FILTER #1 .....	17
OSCin.....	18
Fout .....	18
Loop Filter .....	18
Features of the board.....	19
Other Important Notes .....	19
Evaluation Board Revision v1.0 Errata .....	19
Results.....	19
PHASE NOISE.....	19
DELAYS .....	21
VCO PERFORMANCE.....	22
IMPACT OF REFERENCE ON PHASE NOISE .....	24
LMK03002C BOARD INFORMATION .....	25
LOOP FILTER #1 .....	25
OSCin.....	26
Fout .....	26
Loop Filter .....	26
Features of the board.....	27
Other Important Notes .....	27
Results.....	27
PHASE NOISE.....	27
DELAYS .....	29
VCO PERFORMANCE.....	30
Loop Filter #2 .....	30
IMPACT OF REFERENCE ON PHASE NOISE .....	32
LMK03033C BOARD INFORMATION .....	33
LOOP FILTER #1 .....	33
OSCin.....	33
Fout .....	34
Loop Filter .....	34
Features of the board.....	35

---

Other Important Notes .....	35
Evaluation Board Revision v1.0 Errata .....	35
Results.....	35
PHASE NOISE.....	35
DELAYS .....	37
VCO PERFORMANCE.....	38
APPENDIX A: SCHEMATICS.....	40
APPENDIX B: BILL OF MATERIALS .....	43
APPENDIX C: BUILD DIAGRAM.....	45
APPENDIX D: QUICK START ON EVM COMMUNICATION .....	47

## Equipment

### Power Supply

The Power Supply should be a low noise power supply. An Agilent 6623A Triple power supply with LC filters on the output to reduce noise was used in creating these evaluation board instructions.

### Phase Noise / Spectrum Analyzer

For measuring phase noise an Agilent E5052A is recommended. An Agilent E4445A PSA Spectrum Analyzer with the Phase Noise option is also usable although the architecture of the E5052A is superior for phase noise measurements. At frequencies less than 100 MHz the local oscillator noise of the PSA is too high and measurements will be of the local oscillator, not the device under test.

### Oscilloscope

The oscilloscope and probes should be capable of measuring the output frequencies of interest when evaluating this board. The Agilent Infiniium DSO81204A was used in creating these evaluation board instructions.


### Reference Oscillator

The on board crystal oscillator will provide a low noise reference signal to the device at offsets greater than 1 kHz.


Note: The default loop filter has a loop bandwidth of ~60 kHz. Inside the loop bandwidth of a PLL the noise is greatly affected by any noise on the reference oscillator (OSCin). Therefore any noise on the oscillator less than 60 kHz will be passed through and seen on the outputs. For this reason the main output of a Signal Generator is not recommended for driving OSCin in this setup.


## Basic Operation

1. Connect a low noise **3.3 V** power supply to the **Vcc** connector located at the top left of the board.
2. Please see **Appendix D** for quick start on interfacing the board. Connect PC to the **uWire** header.



3. Start CodeLoader4.exe.
4. Select the USB or LPT Communication Mode on the Port Setup tab as appropriate.
5. Enable output to be measured, any of CLKout(0-7) or EN\_Fout from either Clock Outputs or Bits/Pins tab. In example below, CLKout0 is enabled.





Program Bits	
POWERDOWN	Powers the part down.
EN_Fout	Turns on the Fout pin for measuring the internal VCO.
OSCin_FREQ	Must be set to the OSCin frequency in MHz.
PLL_MUX	Programmable to many different values to support Lock Detect or aid troubleshooting.
DIV4	Shall be checked for OSCin frequencies greater than 20 MHz.
RESET	The registers can be defaulted by checking and unchecking RESET. Software bits will not reflect this.
VCO_R3_LF VCO_R4_LF VCO_C3_C4_LF	Internal loop filter values, also accessible from Clock Outputs tab.
EN_CLKout0..7	Enable CLKout bits from CLKout0 to CLKout7. Also accessible from Clock Outputs tab.
EN_CLKout_Global	Enable all clock outs. If unselected then the EN_CLKouts are overridden and the outputs are all disabled.

Program Pins	
GOE	Set Global Output Enable to high or low logic level.
SYNC*	Set SYNC* pin to high or low logic level.
TRIGGER	Set auxiliary trigger pin to high or low logic level.


6. Program the part by clicking “Keyboard Controls” → “Load Device” OR by shortcut “**Ctrl+L**”.
7. Make measurements... After programming, the uWire cabling can be unplugged from the evaluation board to minimize noise and EMI.



## LMK0300C Board information

Loop Filter #1			
<b>Phase Margin</b>	70.0°	<b>K<sub>φ</sub></b>	3200 uA
<b>Loop Bandwidth</b>	55.3 kHz	<b>f<sub>PD</sub></b>	9.72 MHz
<b>Crystal Frequency</b>	19.44 MHz	<b>Output Frequency</b>	1185 to 1296 MHz
<b>Supply Voltage</b>	3.3 Volts	<b>VCO Gain</b>	8 MHz/Volt



Loop filter #1 is selected by placing a 0 ohm resistor on pad R22.

This loop filter has been designed for optimal RMS jitter using a low noise reference.

## OSCin

By default the board is configured to use the on-board crystal oscillator. It is also possible to use the board with a single ended or differential reference source at the OSCin port. Below are several possible configurations for driving OSCin.

<b>OSCin using on board crystal oscillator [default]</b>	
0 ohm	R8, R11, R20 [power to crystal oscillator], R109
39 ohm	R9 [can also be 0 ohm – depends on oscillator output power, 39 ohms to be a voltage divider]
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R7, R10, R12, R13, R14, R16, R17, R79, R112

<b>Differential OSCin setup</b>	
0 ohm	R7, R8, R10, R13
100 ohm	R44
0.1 uF	C5, C35 (C36 is a 0.1 uF 0402 cap which may be moved to C5)
Open	C4, C36 R11, R12, R14, R15, R16, R79 R20 [remove power from crystal oscillator for noise reasons]

<b>Single ended OSCin setup</b>	
0 ohm	R7, R8
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R10, R11, R12, R13, R14, R16, R17, R79 R20 [remove power from crystal oscillator for noise reasons]

## Fout

Fout allows direct access to the internal VCO before the clock distribution section. The EN\_Fout bit must be selected to enable Fout. A 3 dB pad is placed on R80, R81, and R82.

## Loop Filter

R22 and R5 form a “resistor switch” which allows either one of two different loop filters to be selected.

<b>Loop Filter</b>	<b>Resistor Switch</b>	<b>Loop Filter Components</b>	<b>Default Loop Bandwidth</b>
Loop Filter #1 [default]	R22 Shorted	C1, C2, C2p, R2	59.1 kHz
Loop Filter #2	R5 Shorted	C1_AUX, C2_AUX, C2p_AUX, R2_AUX	77 Hz

## Features of the board

- Either one of two loop filters can be selected by shorting either R22 or R5. More info about each loop filter can be found in the General Description and Appendix A.
- Test points for each of the uWire lines are scattered in the lower left corner of the board and include: GOE\_TP, DATAuWire, CLKuWire, LEuWire, SYNC\_TP, and LD\_TP.
- **Ground** is located on the unstuffed 10 pin header on the left side of the board.
- **Ground** is located on the GND\_tp2 in the upper left corner of the board and GND\_tp1 located to the right of the Vcc SMA connector.
- **Ground** is located on the bottom side of the board on each pad of the unstuffed 10 pin header GND\_J2.
- **Vcc** is located on the unstuffed 10 pin header on the upper left side of the board.
- **Vcc** is located on VccPlane test point located to the right of the Vcc SMA.
- **Vcc** is located on the bottom side of the board on each pad of the unstuffed 10 pin header VCC\_J2


## Other Important Notes

- When changing the OSCin frequency, the OSCin frequency register needs to be changed to match.
- Toggle the SYNC\* pin to synchronize the clock outputs when in divided mode.
- For both loop filters, a helper silkscreen is offset from the loop filters to help identify the components according to Texas Instruments Incorporated's traditional reference designators associated with loop filters.

## Evaluation Board Revision v1.0 Errata



- SYNC\* is labeled on the PCB as SYNC, however the logic of SYNC\* is still active low!

## Results



Output Frequency = 1244.16 MHz  
Internal VCO, Fout output

Reference source is on board 19.44 MHz crystal  
Below ~1 kHz phase noise is dominated by the crystal  
10 Hz - 20 MHz integrated RMS jitter = 2.1 ps  
100 Hz - 20 MHz integrated RMS jitter = 287 fs  
12 kHz - 20 MHz integrated RMS jitter = 236 fs

<p>LVDS output CLKout0 VCO Frequency = 1244.16 MHz, VCO_DIV=2, CLKout0_div=4 LVDS output (155.52 MHz)</p>	 <p>Carrier 155.51997 MHz -67.22 dBm</p> <table border="1"> <tr><td>1:</td><td>1 kHz</td><td>-120.6280 dBc/Hz</td></tr> <tr><td>2:</td><td>1 kHz</td><td>-120.6280 dBc/Hz</td></tr> <tr><td>3:</td><td>10 kHz</td><td>-123.0246 dBc/Hz</td></tr> <tr><td>4:</td><td>100 kHz</td><td>-130.9461 dBc/Hz</td></tr> <tr><td>5:</td><td>1 MHz</td><td>-152.9603 dBc/Hz</td></tr> <tr><td>&gt;6:</td><td>10 MHz</td><td>-157.2467 dBc/Hz</td></tr> </table> <p>X: Start 12 kHz Stop 20 MHz Center 10.006 MHz Span 19.988 MHz</p> <p>Analysis Range X: Band Marker Analysis Range Y: Band Marker Intg Noise: -75.0428 dBc / 19.69 MHz RMS Noise: 250.251 <math>\mu</math>rad 14.3383 mdeg RMS Jitter: 256.1 fsec Residual FM: 983.871 Hz</p> <p>IF Gain 20dB    Freq Band [99M-1.5GHz]    Omit    LO Opt [&lt;150kHz]    853pts    Core 50</p>	1:	1 kHz	-120.6280 dBc/Hz	2:	1 kHz	-120.6280 dBc/Hz	3:	10 kHz	-123.0246 dBc/Hz	4:	100 kHz	-130.9461 dBc/Hz	5:	1 MHz	-152.9603 dBc/Hz	>6:	10 MHz	-157.2467 dBc/Hz	<p>Output is measured with a Minicircuits ADT2-1T balun. Reference source is on board 19.44 MHz crystal</p> <p>Below ~1 kHz phase noise is dominated by the crystal 10 Hz – 20 MHz integrated RMS jitter = 1.8 ps 100 Hz – 20 MHz integrated RMS jitter = 315 fs 12 kHz – 20 MHz integrated RMS jitter = 256 fs (shown)</p>
1:	1 kHz	-120.6280 dBc/Hz																		
2:	1 kHz	-120.6280 dBc/Hz																		
3:	10 kHz	-123.0246 dBc/Hz																		
4:	100 kHz	-130.9461 dBc/Hz																		
5:	1 MHz	-152.9603 dBc/Hz																		
>6:	10 MHz	-157.2467 dBc/Hz																		
<p>LVPECL output CLKout4 VCO Frequency = 1244.16 MHz, VCO_DIV=2, CLKout4_div=4 LVPECL output (155.52 MHz)</p>	 <p>Carrier 155.51994 MHz 58.79 dBm</p> <table border="1"> <tr><td>1:</td><td>1 kHz</td><td>-122.7735 dBc/Hz</td></tr> <tr><td>2:</td><td>1 kHz</td><td>-122.7735 dBc/Hz</td></tr> <tr><td>3:</td><td>10 kHz</td><td>-123.4666 dBc/Hz</td></tr> <tr><td>4:</td><td>100 kHz</td><td>-131.3387 dBc/Hz</td></tr> <tr><td>5:</td><td>1 MHz</td><td>-153.3603 dBc/Hz</td></tr> <tr><td>&gt;6:</td><td>10 MHz</td><td>-157.7128 dBc/Hz</td></tr> </table> <p>X: Start 12 kHz Stop 20 MHz Center 10.006 MHz Span 19.988 MHz</p> <p>Analysis Range X: Band Marker Analysis Range Y: Band Marker Intg Noise: -75.4643 dBc / 19.69 MHz RMS Noise: 238.396 <math>\mu</math>rad 13.6591 mdeg RMS Jitter: 243.968 fsec Residual FM: 926.492 Hz</p> <p>IF Gain 20dB    Freq Band [99M-1.5GHz]    Omit    LO Opt [&lt;150kHz]    853pts    Core 50</p>	1:	1 kHz	-122.7735 dBc/Hz	2:	1 kHz	-122.7735 dBc/Hz	3:	10 kHz	-123.4666 dBc/Hz	4:	100 kHz	-131.3387 dBc/Hz	5:	1 MHz	-153.3603 dBc/Hz	>6:	10 MHz	-157.7128 dBc/Hz	<p>Output is measured with a Minicircuits ADT2-1T balun. Reference source is on board 19.44 MHz crystal</p> <p>Below ~1 kHz phase noise is dominated by the crystal 10 Hz – 20 MHz integrated RMS jitter = 1.7 ps 100 Hz – 20 MHz integrated RMS jitter = 281 fs 12 kHz – 20 MHz integrated RMS jitter = 244 fs (shown)</p>
1:	1 kHz	-122.7735 dBc/Hz																		
2:	1 kHz	-122.7735 dBc/Hz																		
3:	10 kHz	-123.4666 dBc/Hz																		
4:	100 kHz	-131.3387 dBc/Hz																		
5:	1 MHz	-153.3603 dBc/Hz																		
>6:	10 MHz	-157.7128 dBc/Hz																		


# Delays

These delay measurements illustrate how skew errors due to different length traces may be tuned out. The delay may be adjusted in steps of 150 ps.



Delays 150, 300, 450, 600, 750

Delays from 0 to 2250 ps on CLKout1 referenced to CLKout0




CLKout0\_DLY = 0 ps

CLKout1\_DLY = all delays programmed: 0, 150, 300, 450, 600, 750, 900, 1050, 1200, 1350, 1500, 1650, 1800, 1950, 2100, and 2250 ps


## VCO Performance

The internal VCO performance is measured by using a narrow bandwidth loop filter. By default the narrow loop bandwidth filter is stuffed as Loop Filter #2 in positions C1\_AUX, C2\_AUX, C2p\_AUX, and R2\_AUX and has a loop bandwidth of 77 Hz.

See the Loop Filter section in Board Options for more detail about switching between the two different loop filters.



## VCO Phase Noise - Narrow Loop Bandwidth



This plot shows the noise of the VCO at 1240 MHz using a 1 MHz Phase Detector Frequency. An external oscillator was used for this plot, since the VCO noise dominates, reference oscillator noise is not critical.

The loop bandwidth has been minimized so that the VCO is the dominant noise contributor.


- 10 Hz – 20 MHz integrated RMS jitter = 56.9 ps (shown)**
- 100 Hz – 20 MHz integrated RMS jitter = 25.0 ps
- 12 kHz – 20 MHz integrated RMS jitter = 0.304 ps (datasheet)

## Impact of Reference on Phase Noise

Inside the loop bandwidth of a PLL the phase noise is set by the quality of the reference oscillator used. For this reason it is important to select a reference oscillator suitable for the application.

### Test Setup

Using the same loop filter as described in the General Description and by driving the OSCin frequency with an ultra low jitter 100 MHz Wetzel Crystal (501-04517D) and setting R = 10 to achieve a phase detector frequency of 10 MHz. A very low integrated RMS jitter of 247 fs is measured vs. the 2.1 ps measured in the Phase Noise section with 19.44 MHz crystal in the bandwidth of 10 Hz to 20 MHz.



**10 Hz – 20 MHz integrated RMS jitter = 247 fs (shown)**

100 Hz – 20 MHz integrated RMS jitter = 243 fs

12 kHz – 20 MHz integrated RMS jitter = 222 fs

### Conclusion


This diagram illustrates how the phase noise inside the loop bandwidth is set by the quality of the reference oscillator used. Phase noise outside the loop bandwidth is set by the VCO noise level.



## LMK03001C Board information

Loop Filter #1			
<b>Phase Margin</b>	74.4°	<b>K<sub>φ</sub></b>	3200 uA
<b>Loop Bandwidth</b>	59.1 kHz	<b>F<sub>comp</sub></b>	12.288 MHz
<b>Crystal Frequency</b>	12.288 MHz	<b>Output Frequency</b>	1470 to 1570 MHz
<b>Supply Voltage</b>	3.3 Volts	<b>VCO Gain</b>	10 MHz/Volt



The diagram shows a feedback loop starting from the VCO output, passing through capacitor C4 (110 pF) to ground. It then passes through capacitor C3 (100 pF) to ground. The feedback path continues through capacitor C2 (12 nF) to ground. It then passes through resistor R2 (1.8 kΩ) to ground. The feedback path also goes through capacitor C1 (open) to ground. The feedback path also goes through a block labeled CPout. The feedback path also goes through a series combination of resistors R3 (100 Ω) and R4 (100 Ω) to the Charge Pump block.

Loop filter #1 is selected by placing a 0 ohm resistor on pad R22.

This loop filter has been designed for optimal RMS jitter using a low noise reference.

## OSCin

By default the board is configured to use the on-board crystal oscillator. It is also possible to use the board with a single ended or differential reference source at the OSCin port. Below are several possible configurations for driving OSCin.

<b>OSCin using on board crystal oscillator [default]</b>	
0 ohm	R8, R11, R20 [power to crystal oscillator], R109
39 ohm	R9 [can also be 0 ohm – depends on oscillator output power, 39 ohms to be a voltage divider]
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R7, R10, R12, R13, R14, R16, R17, R79, R112

<b>Differential OSCin setup</b>	
0 ohm	R7, R8, R10, R13
100 ohm	R44
0.1 uF	C5, C35 (C36 is a 0.1 uF 0402 cap which may be moved to C5)
Open	C4, C36 R11, R12, R14, R15, R16, R79 R20 [remove power from crystal oscillator for noise reasons]

<b>Single ended OSCin setup</b>	
0 ohm	R7, R8
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R10, R11, R12, R13, R14, R16, R17, R79 R20 [remove power from crystal oscillator for noise reasons]

## Fout

Fout allows direct access to the internal VCO before the clock distribution section. The EN\_Fout bit must be selected to enable Fout. A 3 dB pad is placed on R80, R81, and R82.

## Loop Filter

R22 and R5 form a “resistor switch” which allows either one of two different loop filters to be selected.

<b>Loop Filter</b>	<b>Resistor Switch</b>	<b>Loop Filter Components</b>	<b>Default Loop Bandwidth</b>
Loop Filter #1 [default]	R22 Shorted	C1, C2, C2p, R2	59.1 kHz
Loop Filter #2	R5 Shorted	C1_AUX, C2_AUX, C2p_AUX, R2_AUX	77 Hz

## Features of the board

- Either one of two loop filters can be selected by shorting either R22 or R5. More info about each loop filter can be found in the General Description and Appendix A.
- Test points for each of the uWire lines are scattered in the lower left corner of the board and include: GOE\_TP, DATAuWire, CLKuWire, LEuWire, SYNC\_TP, and LD\_TP.
- **Ground** is located on the unstuffed 10 pin header on the left side of the board.
- **Ground** is located on the GND\_tp2 in the upper left corner of the board and GND\_tp1 located to the right of the Vcc SMA connector.
- **Ground** is located on the bottom side of the board on each pad of the unstuffed 10 pin header GND\_J2.
- **Vcc** is located on the unstuffed 10 pin header on the upper left side of the board.
- **Vcc** is located on VccPlane test point located to the right of the Vcc SMA.
- **Vcc** is located on the bottom side of the board on each pad of the unstuffed 10 pin header VCC\_J2


## Other Important Notes



- When changing the OSCin frequency, the OSCin frequency register needs to be changed to match.
- Toggle the SYNC\* pin to synchronize the clock outputs when in divided mode.
- For both loop filters, a helper silkscreen is offset from the loop filters to help identify the components according to Texas Instruments Incorporated's traditional reference designators associated with loop filters.

## Evaluation Board Revision v1.0 Errata

- SYNC\* is labeled on the PCB as SYNC, however the logic of SYNC\* is still active low!

## Results



<p>LVDS output CLKout0 VCO Frequency = 1499.136 MHz, INPUT_DIV=2, CLKout0_div=4 LVDS output (187.392 MHz)</p>	 <p>Carrier 187.391497 MHz -0.7336 dBm</p> <table border="1"> <tr><td>1:</td><td>1 kHz</td><td>-120.3588 dBc/Hz</td></tr> <tr><td>2:</td><td>1 kHz</td><td>-120.3588 dBc/Hz</td></tr> <tr><td>3:</td><td>10 kHz</td><td>-121.7600 dBc/Hz</td></tr> <tr><td>4:</td><td>100 kHz</td><td>-129.2228 dBc/Hz</td></tr> <tr><td>5:</td><td>1 MHz</td><td>-152.5766 dBc/Hz</td></tr> <tr><td>&gt;6:</td><td>10 MHz</td><td>-157.3669 dBc/Hz</td></tr> </table> <p>X: Start 12 kHz Stop 20 MHz Center 10.006 MHz Span 19.988 MHz</p> <p>== Noise == Analysis Range X: Band Marker Analysis Range Y: Band Marker Intg Noise: -73.8041 dBc / 19.69 MHz RMS Noise: 288.609 µrad 16.5361 mdeg RMS Jitter: 245.121 fsec Residual FM: 970.678 Hz</p> <p>IF Gain 20dB    Freq Band [99M-1.5GHz]    Omit    LO Opt [&lt;150kHz]    853pts    Core 50</p>	1:	1 kHz	-120.3588 dBc/Hz	2:	1 kHz	-120.3588 dBc/Hz	3:	10 kHz	-121.7600 dBc/Hz	4:	100 kHz	-129.2228 dBc/Hz	5:	1 MHz	-152.5766 dBc/Hz	>6:	10 MHz	-157.3669 dBc/Hz	<p>Output is measured with a Minicircuits ADT2-1T balun. Reference source is on board 12.288 MHz crystal</p> <p>Below ~1 kHz phase noise is dominated by the crystal 10 Hz – 20 MHz integrated RMS jitter = 702 fs 100 Hz – 20 MHz integrated RMS jitter = 277 fs 12 kHz – 20 MHz integrated RMS jitter = 245 fs (shown)</p>
1:	1 kHz	-120.3588 dBc/Hz																		
2:	1 kHz	-120.3588 dBc/Hz																		
3:	10 kHz	-121.7600 dBc/Hz																		
4:	100 kHz	-129.2228 dBc/Hz																		
5:	1 MHz	-152.5766 dBc/Hz																		
>6:	10 MHz	-157.3669 dBc/Hz																		
<p>LVPECL output CLKout4 VCO Frequency = 1499.136 MHz, INPUT_DIV=2, CLKout4_div=4 LVPECL output (187.392 MHz)</p>	 <p>Carrier 187.391486 MHz 5.7333 dBm</p> <table border="1"> <tr><td>1:</td><td>1 kHz</td><td>-120.2688 dBc/Hz</td></tr> <tr><td>2:</td><td>1 kHz</td><td>-120.2688 dBc/Hz</td></tr> <tr><td>3:</td><td>10 kHz</td><td>-121.5950 dBc/Hz</td></tr> <tr><td>4:</td><td>100 kHz</td><td>-129.0949 dBc/Hz</td></tr> <tr><td>5:</td><td>1 MHz</td><td>-152.5104 dBc/Hz</td></tr> <tr><td>&gt;6:</td><td>10 MHz</td><td>-157.5658 dBc/Hz</td></tr> </table> <p>X: Start 12 kHz Stop 20 MHz Center 10.006 MHz Span 19.988 MHz</p> <p>== Noise == Analysis Range X: Band Marker Analysis Range Y: Band Marker Intg Noise: -73.6965 dBc / 19.69 MHz RMS Noise: 292.206 µrad 16.7422 mdeg RMS Jitter: 248.176 fsec Residual FM: 946.199 Hz</p> <p>IF Gain 20dB    Freq Band [99M-1.5GHz]    Omit    LO Opt [&lt;150kHz]    853pts    Core 50</p>	1:	1 kHz	-120.2688 dBc/Hz	2:	1 kHz	-120.2688 dBc/Hz	3:	10 kHz	-121.5950 dBc/Hz	4:	100 kHz	-129.0949 dBc/Hz	5:	1 MHz	-152.5104 dBc/Hz	>6:	10 MHz	-157.5658 dBc/Hz	<p>Output is measured with a Minicircuits ADT2-1T balun. Reference source is on board 12.288 MHz crystal</p> <p>Below ~1 kHz phase noise is dominated by the crystal 10 Hz – 20 MHz integrated RMS jitter = 679 fs 100 Hz – 20 MHz integrated RMS jitter = 278 fs 12 kHz – 20 MHz integrated RMS jitter = 248 fs (shown)</p>
1:	1 kHz	-120.2688 dBc/Hz																		
2:	1 kHz	-120.2688 dBc/Hz																		
3:	10 kHz	-121.5950 dBc/Hz																		
4:	100 kHz	-129.0949 dBc/Hz																		
5:	1 MHz	-152.5104 dBc/Hz																		
>6:	10 MHz	-157.5658 dBc/Hz																		


## Delays

These delay measurements illustrate how skew errors due to different length traces may be tuned out. The delay may be adjusted in steps of 150 ps.



Delays 150, 300, 450, 600, 750

**Delays from 0 to 2250 ps on CLKout1 referenced to CLKout0**




CLKout0\_DLY = 0 ps

CLKout1\_DLY = all delays programmed: 0, 150, 300, 450, 600, 750, 900, 1050, 1200, 1350, 1500, 1650, 1800, 1950, 2100, and 2250 ps


## VCO Performance

The internal VCO performance is measured by using a narrow bandwidth loop filter. By default the narrow loop bandwidth filter is stuffed as Loop Filter #2 in positions C1\_AUX, C2\_AUX, C2p\_AUX, and R2\_AUX and has a loop bandwidth of 77 Hz.

See the Loop Filter section in Board Options for more detail about switching between the two different loop filters.



## VCO Phase Noise - Narrow Loop Bandwidth



This plot shows the noise of the VCO at 1500 MHz using a 1 MHz Phase Detector Frequency. An external oscillator was used for this plot, since the VCO noise dominates, reference oscillator noise is not critical.

The loop bandwidth has been minimized so that the VCO is the dominant noise contributor.

**10 Hz – 20 MHz integrated RMS jitter = 53.1 ps (shown)**

100 Hz – 20 MHz integrated RMS jitter = 26.3 ps


12 kHz – 20 MHz integrated RMS jitter = 0.310 ps

## Impact of Reference on Phase Noise

Inside the loop bandwidth of a PLL the phase noise is set by the quality of the reference oscillator used. For this reason it is important to select a reference oscillator suitable for the application.

### Test Setup

Using the same loop filter as described in the General Description and by driving the OSCin frequency with an ultra low jitter 100 MHz Wetzel Crystal (501-04517D) and setting R = 10 to achieve a phase detector frequency of 10 MHz. A very low integrated RMS jitter of 243 fs is measured vs. the 782 fs measured in the Phase Noise section with 12.288 MHz crystal in the bandwidth of 10 Hz to 20 MHz.



**10 Hz – 20 MHz integrated RMS jitter = 243 fs (shown)**

100 Hz – 20 MHz integrated RMS jitter = 240 fs


12 kHz – 20 MHz integrated RMS jitter = 220 fs

### Conclusion

This diagram illustrates how the phase noise inside the loop bandwidth is set by the quality of the reference oscillator used. Phase noise outside the loop bandwidth is set by the VCO noise level.



## LMK03002C Board information



## OSCin

By default the board is configured to use the on-board crystal oscillator. It is also possible to use the board with a single ended or differential reference source at the OSCin port. Below are several possible configurations for driving OSCin.

<b>OSCin using on board crystal oscillator [default]</b>	
0 ohm	R8, R11, R20 [power to crystal oscillator], R109
39 ohm	R9 [can also be 0 ohm – depends on oscillator output power, 39 ohms to be a voltage divider]
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R7, R10, R12, R13, R14, R16, R17, R79, R112

<b>Differential OSCin setup</b>	
0 ohm	R7, R8, R10, R13
100 ohm	R17
0.1 uF	C5, C35 (C36 is a 0.1 uF 0402 cap which may be moved to C5)
Open	C4, C36 R11, R12, R14, R15, R16, R79 R20 [remove power from crystal oscillator for noise reasons]

<b>Single ended OSCin setup</b>	
0 ohm	R7, R8
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R10, R11, R12, R13, R14, R16, R17, R79 R20 [remove power from crystal oscillator for noise reasons]

## Fout

Fout allows direct access to the internal VCO before the clock distribution section. The EN\_Fout bit must be selected to enable Fout. A 3 dB pad is placed on R80, R81, and R82.

## Loop Filter

R22 and R5 form a “resistor switch” which allows either one of two different loop filters to be selected.

Loop Filter	Resistor Switch	Loop Filter Components	Default Loop Bandwidth
Loop Filter #1 [default]	R22 Shorted	C1, C2, C2p, R2	105 kHz
Loop Filter #2	R5 Shorted	C1_AUX, C2_AUX, C2p_AUX, R2_AUX	55 Hz


## Features of the board

- Either one of two loop filters can be selected by shorting either R22 or R5. More info about each loop filter can be found in the General Description and Appendix A.
- Test points for each of the uWire lines are scattered in the lower left corner of the board and include: GOE\_TP, DATAuWire, CLKuWire, LEuWire, SYNC\_TP, and LD\_TP.
- **Ground** is located on the unstuffed 10 pin header on the left side of the board.
- **Ground** is located on the GND\_tp2 in the upper left corner of the board and GND\_tp1 located to the right of the Vcc SMA connector.
- **Ground** is located on the bottom side of the board on each pad of the unstuffed 10 pin header GND\_J2.
- **Vcc** is located on the unstuffed 10 pin header on the upper left side of the board.
- **Vcc** is located on VccPlane test point located to the right of the Vcc SMA.
- **Vcc** is located on the bottom side of the board on each pad of the unstuffed 10 pin header VCC\_J2

## Other Important Notes

- When changing the OSCin frequency, the OSCin frequency register needs to be changed to match.
- Toggle the SYNC\* pin to synchronize the clock outputs when in divided mode.
- For both loop filters, a helper silkscreen is offset from the loop filters to help identify the components according to Texas Instruments Incorporated's traditional reference designators associated with loop filters.

## Results



Output Frequency = 1499.136 MHz  
Internal VCO, Fout output



Reference source is on board 12.288 MHz crystal

Below ~1 kHz phase noise is dominated by the crystal

10 Hz – 20 MHz integrated RMS jitter = 782 fs

100 Hz – 20 MHz integrated RMS jitter = 269 fs

12 kHz – 20 MHz integrated RMS jitter = 238 fs

<p>LVDS output CLKout0 VCO Frequency = 1499.136 MHz, INPUT_DIV=2, CLKout0_div=4 LVDS output (187.392 MHz)</p>	 <p>Carrier 187.391497 MHz -0.7336 dBm</p> <table border="1"> <tr><td>1:</td><td>1 kHz</td><td>-120.3588 dBc/Hz</td></tr> <tr><td>2:</td><td>1 kHz</td><td>-120.3588 dBc/Hz</td></tr> <tr><td>3:</td><td>10 kHz</td><td>-121.7600 dBc/Hz</td></tr> <tr><td>4:</td><td>100 kHz</td><td>-129.2228 dBc/Hz</td></tr> <tr><td>5:</td><td>1 MHz</td><td>-152.5766 dBc/Hz</td></tr> <tr><td>&gt;6:</td><td>10 MHz</td><td>-157.3669 dBc/Hz</td></tr> </table> <p>X: Start 12 kHz Stop 20 MHz Center 10.006 MHz Span 19.988 MHz</p> <p>== Noise == Analysis Range X: Band Marker Analysis Range Y: Band Marker Intg Noise: -73.8041 dBc / 19.69 MHz RMS Noise: 288.609 µrad 16.5361 mdeg RMS Jitter: 245.121 fsec Residual FM: 970.678 Hz</p> <p>IF Gain 20dB    Freq Band [99M-1.5GHz]    Omit    LO Opt [&lt;150kHz]    853pts    Core 50</p>	1:	1 kHz	-120.3588 dBc/Hz	2:	1 kHz	-120.3588 dBc/Hz	3:	10 kHz	-121.7600 dBc/Hz	4:	100 kHz	-129.2228 dBc/Hz	5:	1 MHz	-152.5766 dBc/Hz	>6:	10 MHz	-157.3669 dBc/Hz	<p>Output is measured with a Minicircuits ADT2-1T balun. Reference source is on board 12.288 MHz crystal</p> <p>Below ~1 kHz phase noise is dominated by the crystal 10 Hz – 20 MHz integrated RMS jitter = 702 fs 100 Hz – 20 MHz integrated RMS jitter = 277 fs 12 kHz – 20 MHz integrated RMS jitter = 245 fs (shown)</p>
1:	1 kHz	-120.3588 dBc/Hz																		
2:	1 kHz	-120.3588 dBc/Hz																		
3:	10 kHz	-121.7600 dBc/Hz																		
4:	100 kHz	-129.2228 dBc/Hz																		
5:	1 MHz	-152.5766 dBc/Hz																		
>6:	10 MHz	-157.3669 dBc/Hz																		
<p>LVPECL output CLKout4 VCO Frequency = 1499.136 MHz, INPUT_DIV=2, CLKout4_div=4 LVPECL output (187.392 MHz)</p>	 <p>Carrier 187.391486 MHz 5.7333 dBm</p> <table border="1"> <tr><td>1:</td><td>1 kHz</td><td>-120.2688 dBc/Hz</td></tr> <tr><td>2:</td><td>1 kHz</td><td>-120.2688 dBc/Hz</td></tr> <tr><td>3:</td><td>10 kHz</td><td>-121.5950 dBc/Hz</td></tr> <tr><td>4:</td><td>100 kHz</td><td>-129.0949 dBc/Hz</td></tr> <tr><td>5:</td><td>1 MHz</td><td>-152.5104 dBc/Hz</td></tr> <tr><td>&gt;6:</td><td>10 MHz</td><td>-157.5658 dBc/Hz</td></tr> </table> <p>X: Start 12 kHz Stop 20 MHz Center 10.006 MHz Span 19.988 MHz</p> <p>== Noise == Analysis Range X: Band Marker Analysis Range Y: Band Marker Intg Noise: -73.6965 dBc / 19.69 MHz RMS Noise: 292.206 µrad 16.7422 mdeg RMS Jitter: 248.176 fsec Residual FM: 946.199 Hz</p> <p>IF Gain 20dB    Freq Band [99M-1.5GHz]    Omit    LO Opt [&lt;150kHz]    853pts    Core 50</p>	1:	1 kHz	-120.2688 dBc/Hz	2:	1 kHz	-120.2688 dBc/Hz	3:	10 kHz	-121.5950 dBc/Hz	4:	100 kHz	-129.0949 dBc/Hz	5:	1 MHz	-152.5104 dBc/Hz	>6:	10 MHz	-157.5658 dBc/Hz	<p>Output is measured with a Minicircuits ADT2-1T balun. Reference source is on board 12.288 MHz crystal</p> <p>Below ~1 kHz phase noise is dominated by the crystal 10 Hz – 20 MHz integrated RMS jitter = 679 fs 100 Hz – 20 MHz integrated RMS jitter = 278 fs 12 kHz – 20 MHz integrated RMS jitter = 248 fs (shown)</p>
1:	1 kHz	-120.2688 dBc/Hz																		
2:	1 kHz	-120.2688 dBc/Hz																		
3:	10 kHz	-121.5950 dBc/Hz																		
4:	100 kHz	-129.0949 dBc/Hz																		
5:	1 MHz	-152.5104 dBc/Hz																		
>6:	10 MHz	-157.5658 dBc/Hz																		


## Delays

These delay measurements illustrate how skew errors due to different length traces may be tuned out. The delay may be adjusted in steps of 150 ps.



Delays 150, 300, 450, 600, 750

**Delays from 0 to 2250 ps on CLKout1 referenced to CLKout0**




CLKout0\_DLY = 0 ps

CLKout1\_DLY = all delays programmed: 0, 150, 300, 450, 600, 750, 900, 1050, 1200, 1350, 1500, 1650, 1800, 1950, 2100, and 2250 ps


## VCO Performance

The internal VCO performance is measured by using a narrow bandwidth loop filter. By default the narrow loop bandwidth filter is stuffed as Loop Filter #2 in positions C1\_AUX, C2\_AUX, C2p\_AUX, and R2\_AUX and has a loop bandwidth of 55 Hz.

See the Loop Filter section in Board Options for more detail about switching between the two different loop filters.



## VCO Phase Noise – Narrow Loop Bandwidth



This plot shows the noise of the VCO at 1632 MHz using a 500 kHz Phase Detector Frequency. An external oscillator was used for this plot, since the VCO noise dominates, reference oscillator noise is not critical.

The loop bandwidth has been minimized so that the VCO is the dominant noise contributor.


- 10 Hz – 20 MHz integrated RMS jitter = 107.6 ps
- 100 Hz – 20 MHz integrated RMS jitter = 28.1 ps (shown)**
- 1 kHz – 20 MHz integrated RMS jitter = 2.7 ps
- 12 kHz – 20 MHz integrated RMS jitter = 0.303 ps

## Impact of Reference on Phase Noise

Inside the loop bandwidth of a PLL the phase noise is set by the quality of the reference oscillator used. For this reason it is important to select a reference oscillator suitable for the application.

### Test Setup

Using the same loop filter as described in the General Description and by driving the OSCin frequency with an ultra low jitter 100 MHz Wetzel Crystal (501-04517D) and setting R = 5 to achieve a phase detector frequency of 20 MHz. A very low integrated RMS jitter of 201 fs is measured vs. the 474 fs measured in the Phase Noise section with 16 MHz crystal in the bandwidth of 10 Hz to 20 MHz.



**10 Hz – 20 MHz integrated RMS jitter = 201 fs (shown)**

100 Hz – 20 MHz integrated RMS jitter = 197 fs

1 kHz – 20 MHz integrated RMS jitter = 196 fs


12 kHz – 20 MHz integrated RMS jitter = 188 fs

### Conclusion

This diagram illustrates how the phase noise inside the loop bandwidth is set by the quality of the reference oscillator used. Phase noise outside the loop bandwidth is set by the VCO noise level.



## LMK03033C Board information



### OSCin

By default the board is configured to use the on-board crystal oscillator. It is also possible to use the board with a single ended or differential reference source at the OSCin port. Below are several possible configurations for driving OSCin.

OSCin using on board crystal oscillator [default]	
0 ohm	R8, R11, R20 [power to crystal oscillator], R109
39 ohm	R9 [can also be 0 ohm – depends on oscillator output power, 39 ohms to be a voltage divider]
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R7, R10, R12, R13, R14, R16, R17, R79, R112

Differential OSCin setup	
0 ohm	R7, R8, R10, R13

100 ohm	R44
0.1 uF	C5, C35 (C36 is a 0.1 uF 0402 cap which may be moved to C5)
Open	C4, C36 R11, R12, R14, R15, R16, R79 R20 [remove power from crystal oscillator for noise reasons]

<b>Single ended OSCin setup</b>	
0 ohm	R7, R8
51 ohm	R15
0.1 uF	C35, C36 (C5 is a 0.1 uF 0402 cap which may be moved to C36)
Open	C4, C5 R10, R11, R12, R13, R14, R16, R17, R79 R20 [remove power from crystal oscillator for noise reasons]

## Fout

Fout allows direct access to the internal VCO before the clock distribution section. The EN\_Fout bit must be selected to enable Fout. A 3 dB pad is placed on R80, R81, and R82.

## Loop Filter

R22 and R5 form a “resistor switch” which allows either one of two different loop filters to be selected.

<b>Loop Filter</b>	<b>Resistor Switch</b>	<b>Loop Filter Components</b>	<b>Default Loop Bandwidth</b>
Loop Filter #1 [default]	R22 Shorted	C1, C2, C2p, R2	
Loop Filter #2	R5 Shorted	C1_AUX, C2_AUX, C2p_AUX, R2_AUX	

## Features of the board

- Either one of two loop filters can be selected by shorting either R22 or R5. More info about each loop filter can be found in the General Description and Appendix A.
- Test points for each of the uWire lines are scattered in the lower left corner of the board and include: GOE\_TP, DATAuWire, CLKuWire, LEuWire, SYNC\_TP, and LD\_TP.
- **Ground** is located on the unstuffed 10 pin header on the left side of the board.
- **Ground** is located on the GND\_tp2 in the upper left corner of the board and GND\_tp1 located to the right of the V<sub>CC</sub> SMA connector.
- **Ground** is located on the bottom side of the board on each pad of the unstuffed 10 pin header GND\_J2.
- V<sub>CC</sub> is located on the unstuffed 10 pin header on the upper left side of the board.
- V<sub>CC</sub> is located on V<sub>CC</sub>Plane test point located to the right of the V<sub>CC</sub> SMA.
- V<sub>CC</sub> is located on the bottom side of the board on each pad of the unstuffed 10 pin header VCC\_J2


## Other Important Notes


- When changing the OSCin frequency, the OSCin frequency register needs to be changed to match.
- Toggle the SYNC\* pin to synchronize the clock outputs when in divided mode.
- For both loop filters, a helper silkscreen is offset from the loop filters to help identify the components according to Texas Instruments Incorporated's traditional reference designators associated with loop filters.

## Evaluation Board Revision v1.0 Errata

- SYNC\* is labeled on the PCB as SYNC, however the logic of SYNC\* is still active low!

## Results






# Delays

These delay measurements illustrate how skew errors due to different length traces may be tuned out. The delay may be adjusted in steps of 150 ps.



Delays 150, 300, 450, 600, 750

**Delays from 0 to 2250 ps on CLKout1 referenced to CLKout0**




CLKout0\_DLY = 0 ps

CLKout1\_DLY = all delays programmed: 0, 150, 300, 450, 600, 750, 900, 1050, 1200, 1350, 1500, 1650, 1800, 1950, 2100, and 2250 ps


## VCO Performance

The internal VCO performance is measured by using a narrow bandwidth loop filter. By default the narrow loop bandwidth filter is stuffed as Loop Filter #2 in positions C1\_AUX, C2\_AUX, C2p\_AUX, and R2\_AUX and has a narrow loop bandwidth.

See the Loop Filter section in Board Options for more detail about switching between the two different loop filters.



## VCO Phase Noise - Narrow Loop Bandwidth




This plot shows the noise of the VCO at 1966.08 MHz using a 614.4 MHz Phase Detector Frequency. An external oscillator was used for this plot, since the VCO noise dominates, reference oscillator noise is not critical.

The loop bandwidth has been minimized so that the VCO is the dominant noise contributor.




100 Hz – 20 MHz integrated RMS jitter = 58.8 ps (shown)

## Appendix A: Schematics








LMK0300x - Main Board  
LMK0300x - Main Board.sch











LMK0300x - Outputs  
LMK0300x - Outputs.sch











## Appendix B: Bill of Materials

Part	Manufacturer	Part Number	Qty	Identifier
<b>Capacitors</b>				
47 pF	Kemet	C0603C470J5GAC	1	C68
100 pF	Kemet	C0402C101J5GAC	14	C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33
100 pF	Kemet	C0603C101J5GAC	1	C34
12 nF	Kemet	C0603C123K1RACTU	1	C2
0.1 uF	Kemet	C0603C104J3RAC	16	C9, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51
0.1 uF	Kemet	C0402C104J4RAC	18	C35, C36, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67
820 nF	Kemet	C0603C824K8PAC	1	C1_AUX
1 uF	Kemet	C0603C105K8VAC	16	C69, C70, C71, C72, C73, C74, C75, C76, C77, C79, C80, C81, C82, C83, C84, C85
10 uF	Kemet	C0805C106K9PAC	5	C2p_AUX, C16, C17, C18, C19
10 uF	Kemet	C0805C106K9PAC	1	C78
<b>Resistors</b>				
0 ohm	Vishay	CRCW0603000ZRT1	10	R1, R3, R6, R11, R12, R20, R22, R95, R104, R109
0 ohm	Yageo	RC0805JR-070RL	2	R4, R8
0 ohm	Vishay	CRCW0603000ZRT1	2	R87, R94
18 ohm	Vishay	CRCW0603180JRT1	1	R82
39 ohm	Vishay	CRCW0603390JRT1	1	R9
51 ohm	Vishay/Dale	CRCW060351R0JNEA	1	R15
120 ohm	Vishay	CRCW0402120RJNED	10	R52, R53, R96, R97, R98, R99, R100, R101, R102, R103
180 ohm	Vishay	CRCW0603181JRT1	2	R92, R93
270 ohm	Vishay	CRCW0603271JRT1	2	R80, R81
820 ohm	Vishay	CRCW0603821JRT1	1	R2_AUX
1.8 k	Vishay/Dale	CRCW06031K80JNEA	1	R2
2.2 k	Vishay/Dale	CRCW06032K20JNEA	2	R29, R30
15 k	Vishay	CRCW0603153JRT1	4	R88, R89, R90, R91
27 k	Vishay	CRCW0603273JRT1	3	R83, R84, R85

<b>Other</b>				
LMK030xxC	Texas Instruments	LMK03000C/LMK03001C / LMK03002C/LMK03033C	1	U1
OSC - CRYSTEK 33xx	Crystek	C3391-19.440	1	Y1
ADT2-1T	Minicircuits	ADT2-1T	1	B3
SMA	Johnson Components	142-0701-851	11	CLKout0, CLKout0*, CLKout2*, CLKout4, CLKout4*, CLKout7, CLKout7*, Fout, OSCin, OSCin*, Vcc
3.3 V zener	Comchip	CZR52C3V3	2	D1, D2
PCB_LMK0300x	Printed Circuits Corp	PCB_LMK0300x rev 1.1, 6-16-2007	1	F1
HEADER_2X5(POLARIZED)	FCI Electronics	52601-S10-8	1	uWire
SPCS-8	SPC Technology	SPCS-8	4	Standoffs in the four corners (insert from bottom)
<b>Open</b>				
Open	-	Open	2	B1, B2
Open	-	603	32	C1, C2_AUX, C6, C7, C8, C10, C11, C12, C13, C14, C15, R5, R7, R10, R14, R16, R17, R18, R19, R21, R23, R24, R25, R26, R27, R28, R79, R105, R107, R110, R111, R112
Open	-	805	1	C2p
Open	-	Open	1	C3
Open	-	402	16	C4, C5, R31, R32, R37, R38, R39, R44, R45, R46, R51, R58, R63, R68, R73, R78
Open	-	603	34	C86, R33, R34, R35, R36, R40, R41, R42, R43, R47, R48, R49, R50, R54, R55, R56, R57, R59, R60, R61, R62, R64, R65, R66, R67, R69, R70, R71, R72, R74, R75, R76, R77, R86
OpenSMA	-	Open	13	CLKout1, CLKout1*, CLKout2, CLKout3, CLKout3*, CLKout5, CLKout5*, CLKout6, CLKout6*, Fout*, GOE, LD, SYNC*
Open	-	HEADER_2X5	2	J2, J4
Open	-	HEADER_2X5	2	J3, J5
Open	-	805	3	R13, R106, R108
Open	-	Open	1	Y2

## Appendix C: Build Diagram






## Appendix D: Quick Start on EVM Communication


Codeloader is the software used to communicate with the EVM (Please download the latest version from TI.com - <http://www.ti.com/tool/codeloader>). This EVM can be controlled through the uWire interface on board. There are two options in communicating with the uWire interface from the computer.

### OPTION 1



Open Codeloader.exe → Click “Select Device” → Click “Port Setup” tab → Click “LPT” (in Communication Mode)

### OPTION 2




### The Adapter Board

This table describes the pins configuration on the adapter board for each EVM board (See examples below table)

EVM	Jumper Bank								Code Loader Configuration
	A	B	C	D	E	F	G	H	
LMX2581	A4	B1	C2		E5	F1	G1	H1	BUFEN (pin 1), Trigger (pin 7)
LMX2541	A4		C3		E4	F1	G1	H1	CE (pin 1), Trigger (pin 10)
LMK0400x	A0		C3		E5	F1	G1	H1	GOE (pin 7)
LMK01000	A0		C1		E5	F1	G1	H1	GOE (pin 7)
LMK030xx	A0		C1		E5	F1	G1	H1	SYNC (pin 7)
LMK02000	A0		C1		E5	F1	G1	H1	SYNC (pin 7)
LMK0480x	A0	B2	C3		E5	F0	G0	H1	Status_CLKin1 (pin 3)
LMK04816/4906	A0	B2	C3		E5	F0	G0	H1	Status_CLKin1 (pin 3)
LMK01801	A0	B4	C5		E2	F0	G0	H1	Test (pin 3), SYNC0 (pin 10)
LMK0482x (prelease)	A0	B5	C3	D2	E4	F0	G0	H1	CLKin1_SEL (pin 6), Reset (pin 10)
LMX2531	A0				E5	F2	G1	H2	Trigger (pin 1)
LMX2485/7	A0		C1		E5	F2	G1	H0	ENOSC (pin 7), CE (pin 10)
LMK03200	A0				E5	F0	G0	H1	SYNC (pin 7)
LMK03806	A0		C1		E5	F0	G0	H1	
LMK04100	A0		C1		E5	F1	G1	H1	

Example adapter configuration (LMK01801)



Open Codeloader.exe → Click “Select Device” → Click “Port Setup” Tab → Click “USB” (in Communication Mode)

*\*Remember to also make modifications in “Pin Configuration” Section according to Table above.*



## EVALUATION BOARD/KIT/MODULE (EVM) ADDITIONAL TERMS

Texas Instruments (TI) provides the enclosed Evaluation Board/Kit/Module (EVM) under the following conditions:

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING LIMITED WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please visit [www.ti.com/esh](http://www.ti.com/esh) or contact TI.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used. TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

## REGULATORY COMPLIANCE INFORMATION

As noted in the EVM User's Guide and/or EVM itself, this EVM and/or accompanying hardware may or may not be subject to the Federal Communications Commission (FCC) and Industry Canada (IC) rules.

For EVMs **not** subject to the above rules, this evaluation board/kit/module is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC or ICES-003 rules, which are designed to provide reasonable protection against radio frequency interference. Operation of the equipment may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

### General Statement for EVMs including a radio

*User Power/Frequency Use Obligations:* This radio is intended for development/professional use only in legally allocated frequency and power limits. Any use of radio frequencies and/or power availability of this EVM and its development application(s) must comply with local laws governing radio spectrum allocation and power limits for this evaluation module. It is the user's sole responsibility to only operate this radio in legally acceptable frequency space and within legally mandated power limitations. Any exceptions to this are strictly prohibited and unauthorized by Texas Instruments unless user has obtained appropriate experimental/development licenses from local regulatory authorities, which is responsibility of user including its acceptable authorization.

### For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant

#### Caution

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

### FCC Interference Statement for Class A EVM devices

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

### **FCC Interference Statement for Class B EVM devices**

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

### **For EVMs annotated as IC – INDUSTRY CANADA Compliant**

This Class A or B digital apparatus complies with Canadian ICES-003.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

### **Concerning EVMs including radio transmitters**

This device complies with Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

### **Concerning EVMs including detachable antennas**

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Cet appareil numérique de la classe A ou B est conforme à la norme NMB-003 du Canada.

Les changements ou les modifications pas expressément approuvés par la partie responsable de la conformité ont pu vider l'autorité de l'utilisateur pour actionner l'équipement.

### **Concernant les EVMs avec appareils radio**

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

### **Concernant les EVMs avec antennes détachables**

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

## **【Important Notice for Users of EVMs for RF Products in Japan】**

**This development kit is NOT certified as Confirming to Technical Regulations of Radio Law of Japan**

If you use this product in Japan, you are required by Radio Law of Japan to follow the instructions below with respect to this product:

1. Use this product in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use this product only after you obtained the license of Test Radio Station as provided in Radio Law of Japan with respect to this product, or
3. Use of this product only after you obtained the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to this product. Also, please do not transfer this product, unless you give the same notice above to the transferee. Please note that if you could not follow the instructions above, you will be subject to penalties of Radio Law of Japan.

**Texas Instruments Japan Limited**  
**(address) 24-1, Nishi-Shinjuku 6 chome, Shinjuku-ku, Tokyo, Japan**

<http://www.tij.co.jp>

### **【無線電波を送信する製品の開発キットをお使いになる際の注意事項】**

本開発キットは技術基準適合証明を受けておりません。

本製品のご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。

日本テキサス・インスツルメンツ株式会社  
東京都新宿区西新宿 6 丁目 2 4 番 1 号  
西新宿三井ビル

<http://www.tij.co.jp>

## **EVALUATION BOARD/KIT/MODULE (EVM) WARNINGS, RESTRICTIONS AND DISCLAIMERS**

**For Feasibility Evaluation Only, in Laboratory/Development Environments.** Unless otherwise indicated, this EVM is not a finished electrical equipment and not intended for consumer use. It is intended solely for use for preliminary feasibility evaluation in laboratory/development environments by technically qualified electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems and subsystems. It should not be used as all or part of a finished end product.

Your Sole Responsibility and Risk. You acknowledge, represent and agree that:

1. You have unique knowledge concerning Federal, State and local regulatory requirements (including but not limited to Food and Drug Administration regulations, if applicable) which relate to your products and which relate to your use (and/or that of your employees, affiliates, contractors or designees) of the EVM for evaluation, testing and other purposes.
2. You have full and exclusive responsibility to assure the safety and compliance of your products with all such laws and other applicable regulatory requirements, and also to assure the safety of any activities to be conducted by you and/or your employees, affiliates, contractors or designees, using the EVM. Further, you are responsible to assure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard.
3. Since the EVM is not a completed product, it may not meet all applicable regulatory and safety compliance standards (such as UL, CSA, VDE, CE, RoHS and WEEE) which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the EVM will not result in any property damage, injury or death, even if the EVM should fail to perform as described or expected.
4. You will take care of proper disposal and recycling of the EVM's electronic components and packing materials.

**Certain Instructions.** It is important to operate this EVM within TI's recommended specifications and environmental considerations per the user guidelines. Exceeding the specified EVM ratings (including but not limited to input and output voltage, current, power, and environmental ranges) may cause property damage, personal injury or death. If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, some circuit components may have case temperatures greater than 60°C as long as the input and output are maintained at a normal ambient operating temperature. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors which can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during normal operation, please be aware that these devices may be very warm to the touch. As with all electronic evaluation tools, only qualified personnel knowledgeable in electronic measurement and diagnostics normally found in development environments should use these EVMs.

**Agreement to Defend, Indemnify and Hold Harmless.** You agree to defend, indemnify and hold TI, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the EVM that is not in accordance with the terms of the agreement. This obligation shall apply whether Claims arise under law of tort or contract or any other legal theory, and even if the EVM fails to perform as described or expected.

**Safety-Critical or Life-Critical Applications.** If you intend to evaluate the components for possible use in safety critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify TI of such intent and enter into a separate Assurance and Indemnity Agreement.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2013, Texas Instruments Incorporated

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)