


FEATURES

- Operating Power-Supply Voltage Range of 1.65 V to 5.5 V
- Allows Bidirectional Voltage-Level Translation and GPIO Expansion Between
 - 1.8-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
 - 2.5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
 - 3.3-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
 - 5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
- I²C to Parallel Port Expander
- Low Standby Current Consumption of 1 μ A
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the SCL and SDA Inputs
 - $V_{hys} = 0.18$ V Typ at 1.8 V
 - $V_{hys} = 0.25$ V Typ at 2.5 V
 - $V_{hys} = 0.33$ V Typ at 3.3 V
 - $V_{hys} = 0.5$ V Typ at 5 V
- 5-V Tolerant I/O Ports
- Active-Low Reset Input (\overline{RESET})
- Open-Drain Active-Low Interrupt Output (\overline{INT})
- 400-kHz Fast I²C Bus
- Input/Output Configuration Register
- Polarity Inversion Register
- Internal Power-On Reset
- Power-Up With All Channels Configured as Inputs
- No Glitch On Power-Up
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

This 8-bit I/O expander for the two-line bidirectional bus (I²C) is designed to provide general-purpose remote I/O expansion for most microcontroller families via the I²C interface [serial clock (SCL) and serial data (SDA)].



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TCA6408

LOW-VOLTAGE 8-BIT I²C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

SCPS151C—FEBRUARY 2007—REVISED JUNE 2007

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QFN – RGT	Reel of 3000	TCA6408RGTR	ZWP
	BGA – ZXY (Pb-free)	Reel of 2500	TCA6408ZXYR	PH408
	TSSOP – PW	Tube of 70	TCA6408PW	PH408
		Reel of 2000	TCA6408PWR	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

The major benefit of this device is its wide V_{CC} range. It can operate from 1.65-V to 5.5-V on the P port side and on the SDA/SCL side. This allows the TCA6408 to interface with next-generation microprocessors and microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve power. In contrast to the dropping power supplies of microprocessors and microcontrollers, some PCB components such as LEDs remain at a 5-V power supply.

The bidirectional voltage level translation in the TCA6408 is provided through V_{CCI}. V_{CCI} should be connected to the V_{CC} of the external SCL/SDA lines. This indicates the V_{CC} level of the I²C bus to the TCA6408. The voltage level on the P port of the TCA6408 is determined by V_{CCP}.

The TCA6408 consists of one 8-bit configuration (input or output selection), input, output, and polarity inversion (active high) register. At power on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the input port register can be inverted with the polarity inversion register. All registers can be read by the system master.

The system master can reset the TCA6408 in the event of a timeout or other improper operation by asserting a low in the $\overline{\text{RESET}}$ input. The power-on reset puts the registers in their default state and initializes the I²C/SMBus state machine. The $\overline{\text{RESET}}$ pin causes the same reset/initialization to occur without depowering the part.

The TCA6408 open-drain interrupt ($\overline{\text{INT}}$) output is activated when any input state differs from its corresponding input port register state and is used to indicate to the system master that an input state has changed.

$\overline{\text{INT}}$ can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the TCA6408 can remain a simple slave device.

The device P port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I²C address and allow up to two devices to share the same I²C bus or SMBus.

ZXY Terminal Assignments

	1	2	3	4	5
A	P3	P2	P1	$\overline{\text{RESET}}$	ADDR
B	GND	N.C. ⁽¹⁾	P0	N.C. ⁽¹⁾	V _{CCI}
C	P4	N.C. ⁽¹⁾	$\overline{\text{INT}}$	N.C. ⁽¹⁾	V _{CCP}
D	P5	P6	P7	SCL	SDA

(1) N.C. – No internal connection

TERMINAL FUNCTIONS

PIN NUMBER			NAME	DESCRIPTION
TSSOP (PW)	QFN (RGT)	BGA (ZXY)		
1	15	B5	V _{CCI}	Supply voltage of I ² C bus. Connect directly to the V _{CC} of the external I ² C master. Provides voltage level translation.
2	16	A5	ADDR	Address input. Connect directly to V _{CCP} or ground.
3	1	A4	$\overline{\text{RESET}}$	Active-low reset input. Connect to V _{CCP} through a pullup resistor, if no active connection is used.
4	2	B3	P0	P port input/output (push-pull design structure). At power on, P0 is configured as an input.
5	3	A3	P1	P port input/output (push-pull design structure). At power on, P1 is configured as an input.
6	4	A2	P2	P port input/output (push-pull design structure). At power on, P2 is configured as an input.
7	5	A1	P3	P port input/output (push-pull design structure). At power on, P3 is configured as an input.
8	6	B1	GND	Ground
9	7	C1	P4	P port input/output (push-pull design structure). At power on, P4 is configured as an input.
10	8	D1	P5	P port input/output (push-pull design structure). At power on, P5 is configured as an input.
11	9	D2	P6	P port input/output (push-pull design structure). At power on, P6 is configured as an input.
12	10	D3	P7	P port input/output (push-pull design structure). At power on, P7 is configured as an input.
13	11	C3	$\overline{\text{INT}}$	Interrupt output. Connect to V _{CCI} through a pullup resistor.
14	12	D4	SCL	Serial clock bus. Connect to V _{CCI} through a pullup resistor.
15	13	D5	SDA	Serial data bus. Connect to V _{CCI} through a pullup resistor.
16	14	C5	V _{CCP}	Supply voltage of TCA6408 for P port.

TCA6408 LOW-VOLTAGE 8-BIT I²C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

SCPS151C—FEBRUARY 2007—REVISED JUNE 2007


Voltage Translation

Table 1 shows how to set up V_{CC} levels for the necessary voltage translation between the I²C bus and the TCA6408.

Table 1. Voltage Translation

V_{CC1} (SCL and SDA of I ² C master) (V)	V_{CCP} (P Port) (V)
1.8	1.8
1.8	2.5
1.8	3.3
1.8	5
2.5	1.8
2.5	2.5
2.5	3.3
2.5	5
3.3	1.8
3.3	2.5
3.3	3.3
3.3	5
5	1.8
5	2.5
5	3.3
5	5

LOGIC DIAGRAM (POSITIVE LOGIC)



- A. All pin numbers shown are for the PW package.
- B. All I/Os are set to inputs at reset.

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to receiver between the start and the stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.




Figure 1. Definition of Start and Stop Conditions




Figure 2. Bit Transfer




Figure 3. Acknowledgment on the I²C Bus

TCA6408

LOW-VOLTAGE 8-BIT I²C AND SMBus I/O EXPANDER

WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

SCPS151C—FEBRUARY 2007—REVISED JUNE 2007

Interface Definition

BYTE	BIT							
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I ² C slave address	L	H	L	L	L	L	ADDR	R/W
I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0

Device Address

The address of the TCA6408 is shown in Figure 4.




Figure 4. TCA6408 Address

Address Reference

ADDR	I ² C BUS SLAVE ADDRESS
L	32 (decimal), 20 (hexadecimal)
H	33 (decimal), 21 (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

Control Register and Command Byte

Following the successful acknowledgement of the address byte, the bus master sends a command byte, which is stored in the control register in the TCA6408. Two bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.




Figure 5. Control Register Bits

Command Byte

CONTROL REGISTER BITS								COMMAND BYTE (HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT
B7	B6	B5	B4	B3	B2	B1	B0				
0	0	0	0	0	0	0	0	00	Input Port	Read byte	xxxx xxxx ⁽¹⁾
0	0	0	0	0	0	0	1	01	Output Port	Read/write byte	1111 1111
0	0	0	0	0	0	1	0	02	Polarity Inversion	Read/write byte	0000 0000
0	0	0	0	0	0	1	1	03	Configuration	Read/write byte	1111 1111

(1) Undefined

Register Descriptions

The input port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the configuration register. They act only on read operation. Writes to this register have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I²C device that the input port register will be accessed next.

Register 0 (Input Port Register)

BIT	I-7	I-6	I-5	I-4	I-3	I-2	I-1	I-0
DEFAULT	X	X	X	X	X	X	X	X

The output port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Register 1 (Output Port Register)

BIT	O-7	O-6	O-5	O-4	O-3	O-2	O-1	O-0
DEFAULT	1	1	1	1	1	1	1	1

The polarity inversion register (register 2) allows polarity inversion of pins defined as inputs by the configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Register 2 (Polarity Inversion Register)

BIT	N-7	N-6	N-5	N-4	N-3	N-2	N-1	N-0
DEFAULT	0	0	0	0	0	0	0	0

The configuration register (register 3) configures the direction of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Register 3 (Configuration Register)

BIT	C-7	C-6	C-5	C-4	C-3	C-2	C-1	C-0
DEFAULT	1	1	1	1	1	1	1	1

Power-On Reset

When power (from 0 V) is applied to V_{CCP} , an internal power-on reset holds the TCA6408 in a reset condition until V_{CCP} has reached V_{POR} . At that time, the reset condition is released, and the TCA6408 registers and I²C/SMBus state machine initialize to their default states. After that, V_{CCP} must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle.

Reset Input (\overline{RESET})

The \overline{RESET} input can be asserted to initialize the system while keeping V_{CCP} at its operating level. A reset can be accomplished by holding the \overline{RESET} pin low for a minimum of t_w . The TCA6408 registers and I²C/SMBus state machine are changed to their default state once \overline{RESET} is low (0). When \overline{RESET} is high (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pullup resistor to V_{CCP} , if no active connection is used.

Interrupt Output ($\overline{\text{INT}}$)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{IV} , the signal $\overline{\text{INT}}$ is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt or in a stop event. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. In a stop event, $\overline{\text{INT}}$ is cleared after the rising edge of SDA. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as $\overline{\text{INT}}$.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the input port register.

The $\overline{\text{INT}}$ output has an open-drain structure and requires a pullup resistor to V_{CCP} or V_{CCI} depending on the application. If the $\overline{\text{INT}}$ signal is connected back to the processor that provides the SCL signal to the TCA6408, then the $\overline{\text{INT}}$ pin has to be connected to V_{CCI} . If not, the INT pin can be connected to V_{CCP} .

Bus Transactions

Data is exchanged between the master and TCA6408 through write and read commands.

Writes

Data is transmitted to the TCA6408 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.




Figure 6. Write to Output Port Register




Figure 7. Write to Configuration or Polarity Inversion Registers

Reads

The bus master first must send the TCA6408 address with the least-significant bit set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again but, this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA6408 (see Figure 8 and Figure 9).

Data is clocked into the register on the rising edge of the ACK clock pulse.





Figure 8. Read From Register



- Transfer of data can be stopped at any time by a stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read input port register).
- This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from P port (see Figure 8).

Figure 9. Read Input Port Register

TCA6408

LOW-VOLTAGE 8-BIT I²C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

SCPS151C—FEBRUARY 2007—REVISED JUNE 2007

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V _{CCI}	Supply voltage range			-0.5	6.5	V	
V _{CCP}	Supply voltage range			-0.5	6.5	V	
V _I	Input voltage range ⁽²⁾			-0.5	6.5	V	
V _O	Output voltage range ⁽²⁾			-0.5	6.5	V	
I _{IK}	Input clamp current	ADDR, $\overline{\text{RESET}}$, SCL	V _I < 0		±20	mA	
I _{OK}	Output clamp current	$\overline{\text{INT}}$	V _O < 0		±20	mA	
I _{IOK}	Input/output clamp current	P Port	V _O < 0 or V _O > V _{CCP}		±20	mA	
		SDA	V _O < 0 or V _O > V _{CCI}		±20	mA	
I _{OL}	Continuous output low current	P Port	V _O = 0 to V _{CCP}		50	mA	
	Continuous output low current	SDA, $\overline{\text{INT}}$	V _O = 0 to V _{CCI}		25	mA	
I _{OH}	Continuous output high current	P Port	V _O = 0 to V _{CCP}		50	mA	
I _{CC}	Continuous current through GND				200	mA	
	Continuous current through V _{CCP}				160	mA	
	Continuous current through V _{CCI}				10	mA	
θ _{JA}	Package thermal impedance ⁽³⁾		PW package		108	°C/W	
			RGT package		53		
			ZXY package		193		
T _{stg}	Storage temperature range				-65	150	°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

				MIN	MAX	UNIT	
V _{CCI}	Supply voltage			1.65	5.5	V	
V _{CCP}	Supply voltage			1.65	5.5		
V _{IH}	High-level input voltage	SCL, SDA	0.7 × V _{CCI}	5.5	V		
		ADDR, P7–P0, $\overline{\text{RESET}}$	0.7 × V _{CCP}	5.5			
V _{IL}	Low-level input voltage	SCL, SDA	-0.5	0.3 × V _{CCI}	V		
		ADDR, P7–P0, $\overline{\text{RESET}}$	-0.5	0.3 × V _{CCP}			
I _{OH}	High-level output current	P7–P0		10	mA		
I _{OL}	Low-level output current	P7–P0		25	mA		
T _A	Operating free-air temperature				-40	85	°C

Electrical Characteristics

over recommended operating free-air temperature range, $V_{CCI} = 1.65\text{ V to }5.5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CCP}	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input diode clamp voltage	$I_I = -18\text{ mA}$	1.65 V to 5.5 V	-1.2			V
V_{POR}	Power-on reset voltage ⁽²⁾	$V_I = V_{CCP}$ or GND, $I_O = 0$	1.65 V to 5.5 V		1	1.4	V
V_{OH}	P port high-level output voltage	$I_{OH} = -8\text{ mA}$	1.65 V	1.2			V
			2.3 V	1.8			
			3 V	2.6			
			4.5 V	4.1			
		$I_{OH} = -10\text{ mA}$	1.65 V	1.1			
			2.3 V	1.7			
			3 V	2.5			
			4.5 V	4.0			
V_{OL}	P port low-level output voltage	$I_{OL} = 8\text{ mA}$	1.65 V			0.45	V
			2.3 V			0.25	
			3 V			0.25	
			4.5 V			0.2	
		$I_{OL} = 10\text{ mA}$	1.65 V			0.6	
			2.3 V			0.3	
			3 V			0.25	
			4.5 V			0.2	
I_{OL}	SDA	$V_{OL} = 0.4\text{ V}$	1.65 V to 5.5 V	3			mA
	INT	$V_{OL} = 0.4\text{ V}$	1.65 V to 5.5 V	3	15		
I_I	SCL, SDA	$V_I = V_{CCI}$ or GND	1.65 V to 5.5 V			± 0.1	μA
	ADDR, RESET	$V_I = V_{CCP}$ or GND	1.65 V to 5.5 V			± 0.1	
I_{IH}	P port	$V_I = V_{CCP}$	1.65 V to 5.5 V			1	μA
I_{IL}	P port	$V_I = \text{GND}$	1.65 V to 5.5 V			1	μA
I_{CC} ($I_{CCI} + I_{CCP}$)	Operating mode	SDA, P Port, ADDR, RESET	V_I on SDA = V_{CCI} or GND, V_I on P port, ADDR and RESET = V_{CCP} or GND, $I_O = 0$, I/O = inputs, $f_{SCL} = 400\text{ kHz}$	3.6 V to 5.5 V	10	20	μA
			2.3 V to 3.6 V	6.5	15		
			1.65 V to 2.3 V	4	9		
	Operating mode	SDA, P Port, ADDR, RESET	V_I on SDA = V_{CCI} or GND, V_I on P port, ADDR and RESET = V_{CCP} or GND, $I_O = 0$, I/O = inputs, $f_{SCL} = 100\text{ kHz}$	3.6 V to 5.5 V	2.5	5	
				2.3 V to 3.6 V	1.6	3.8	
				1.65 V to 2.3 V	1	2.3	
	Standby mode	SCL, SDA, P Port, ADDR, RESET	V_I on SCL and SDA = V_{CCI} or GND, V_I on P Port, ADDR and RESET = V_{CCP} or GND, $I_O = 0$, I/O = inputs, $f_{SCL} = 0$	3.6 V to 5.5 V	0.2	1	
				2.3 V to 3.6 V	0.1	0.6	
				1.65 V to 2.3 V	0.1	0.4	
ΔI_{CCI}	Additional current in Standby mode	SCL, SDA	One input at $V_{CCI} - 0.6\text{ V}$, Other inputs at V_{CCI} or GND	1.65 V to 5.5 V		25	μA
P Port, ADDR, RESET		One input at $V_{CCP} - 0.6\text{ V}$, Other inputs at V_{CCP} or GND	1.65 V to 5.5 V		60	μA	
C_i	SCL	$V_I = V_{CCI}$ or GND	1.65 V to 5.5 V		6	7	pF
C_{io}	SDA	$V_{IO} = V_{CCI}$ or GND	1.65 V to 5.5 V		7	8	pF
	P Port	$V_{IO} = V_{CCP}$ or GND	1.65 V to 5.5 V		7.5	8.5	

(1) All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V_{CC}) and $T_A = 25^\circ\text{C}$.

(2) When power (from 0 V) is applied to V_{CCP} , an internal power-on reset holds the TCA6408 in a reset condition until V_{CCP} has reached V_{POR} . At that time, the reset condition is released, and the TCA6408 registers and I²C/SMBus state machine initialize to their default states. After that, V_{CCP} must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle.

TCA6408

LOW-VOLTAGE 8-BIT I²C AND SMBus I/O EXPANDER

WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

SCPS151C—FEBRUARY 2007—REVISED JUNE 2007

I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 10](#))

		STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
		MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency	0	100	0	400	kHz
t _{sch}	I ² C clock high time	4		0.6		μs
t _{scl}	I ² C clock low time	4.7		1.3		μs
t _{sp}	I ² C spike time	0	50	0	50	ns
t _{sds}	I ² C serial data setup time	250		100		ns
t _{sdh}	I ² C serial data hold time	0		0		ns
t _{icr}	I ² C input rise time		1000	20 + 0.1C _b ⁽¹⁾	300	ns
t _{icf}	I ² C input fall time		300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{ocf}	I ² C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C _b ⁽¹⁾	300	μs
t _{buf}	I ² C bus free time between Stop and Start	4.7		1.3		μs
t _{sts}	I ² C Start or repeater Start condition setup time	4.7		0.6		μs
t _{sth}	I ² C Start or repeater Start condition hold time	4		0.6		μs
t _{sps}	I ² C Stop condition setup time	4		0.6		μs
t _{vd(data)}	Valid data time; SCL low to SDA output valid		1		1	μs
t _{vd(ack)}	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1		1	μs

(1) C_b = total capacitance of one bus line in pF

Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 13](#))

		STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
		MIN	MAX	MIN	MAX	
t _w	Reset pulse duration	4		4		ns
t _{REC}	Reset recovery time	0		0		ns
t _{RESET}	Time to reset ⁽¹⁾	600		600		ns

(1) Minimum time for SDA to become high or minimum time to wait before doing a START

Switching Characteristics


over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted) (see [Figure 10](#))

PARAMETER	FROM	TO	STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
			MIN	MAX	MIN	MAX	
t _{iv}	Interrupt valid time	P Port		4		4	μs
t _{ir}	Interrupt reset delay time	SCL		4		4	μs
t _{pV}	Output data valid	SCL		400		400	ns
t _{ps}	Input data setup time	P Port	0		0		ns
t _{ph}	Input data hold time	P Port	300		300		ns


TYPICAL CHARACTERISTICS

T_A = 25°C (unless otherwise noted)


SUPPLY CURRENT
vs
TEMPERATURE




STANDBY SUPPLY CURRENT
vs
TEMPERATURE




SUPPLY CURRENT
vs
SUPPLY VOLTAGE




I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE




I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE




I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE




I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE



I/O LOW VOLTAGE
vs
TEMPERATURE







I/O SOURCE CURRENT
vs
OUTPUT HIGH VOLTAGE




TYPICAL CHARACTERISTICS (continued)


T_A = 25°C (unless otherwise noted)



PARAMETER MEASUREMENT INFORMATION (continued)




INTERRUPT LOAD CONFIGURATION




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 11. Interrupt Load Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION (continued)



P PORT LOAD CONFIGURATION



WRITE MODE ($R/\bar{W} = 0$)




READ MODE ($R/\bar{W} = 1$)

- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from $0.7 \times V_{CC}$ on SCL to 50% I/O (P_n) output.
- C. All inputs are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 12. P Port Load Circuit and Timing Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 13. Reset Load Circuits and Voltage Waveforms

APPLICATION INFORMATION

Figure 14 shows an application in which the TCA6408 can be used.



- A. Device address configured as 0100000 for this example.
- B. P0 and P2–P4 are configured as inputs.
- C. P1 and P5–P7 are configured as outputs.
- D. Resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

Figure 14. Typical Application

APPLICATION INFORMATION (continued)

Minimizing I_{CC} When the I/O is Used to Control LEDs

When the I/Os are used to control LEDs, normally they are connected to V_{CC} through a resistor as shown in Figure 14. The LED acts as a diode so when the LED is off the I/O V_{IN} is about 1.2 V less than V_{CC}. The ΔI_{CC} parameter in "Electrical Characteristics" shows how I_{CC} increases as V_{IN} becomes lower than V_{CC}. Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to V_{CC} when the LED is off.

Figure 15 shows a high-value resistor in parallel with the LED. Figure 16 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevent additional supply current consumption when the LED is off.




Figure 15. High-Value Resistor in Parallel With the LED




Figure 16. Device Supplied by a Low Voltage

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA6408PW	NRND	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH408	
TCA6408PWG4	NRND	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH408	
TCA6408PWR	NRND	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH408	
TCA6408PWRG4	NRND	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH408	
TCA6408RGTR	NRND	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWP	
TCA6408RGTRG4	NRND	QFN	RGT	16		TBD	Call TI	Call TI	-40 to 85		
TCA6408ZXYR	NRND	BGA MICROSTAR JUNIOR	ZXY	20	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	PH408	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA6408RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TCA6408ZXYR	BGA MICROSTAR JUNIOR	ZXY	20	2500	330.0	12.4	2.8	3.3	1.0	4.0	12.0	Q2


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA6408RGTR	QFN	RGT	16	3000	367.0	367.0	35.0
TCA6408ZXYP	BGA MICROSTAR JUNIOR	ZXY	20	2500	338.1	338.1	20.6

ZXY (S-PBGA-N20)

PLASTIC BALL GRID ARRAY



4207061/A 06/05

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. This package is a lead-free solder ball design.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040064-4/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4203495/H 10/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA

RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206349-2/U 09/13

NOTE: All linear dimensions are in millimeters

RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com