

LTC6091

# FEATURES

- Supply Range: ±4.75V to ±70V (140V)
- 0.1Hz to 10Hz Noise: 3.5µV<sub>P-P</sub>
- Input Bias Current: 50pA Maximum
- Low Offset Voltage: 1.25mV Maximum
- Low Offset Drift: ±5µV/°C Maximum
- CMRR: 130dB Minimum
- Rail-to-Rail Output Stage
- Output Sink and Source: 50mA
- 12MHz Gain-Bandwidth Product
- 21V/µs Slew Rate
- 11nV/√Hz Noise Density
- Thermal Shutdown
- 4mm × 6mm 16-Lead QFN Package

### **APPLICATIONS**

- ATE
- Piezo Drivers
- Photodiode Amplifier
- High Voltage Regulators
- Optical Networking

### TYPICAL APPLICATION

Dual 140V, Rail-to-Rail Output, Picoamp Input Current Op Amp

### DESCRIPTION

The LTC<sup>®</sup>6091 is a dual, high voltage precision operational amplifier. The low noise, low bias current input stage is ideal for high gain configurations. The LTC6091 has low input offset voltage, a rail-to-rail output stage, and can be run from a single 140V or split ±70V supplies.

The LTC6091 is internally protected against overtemperture conditions. A thermal warning output,  $\overline{TFLAG}$ , goes active when the die temperature approaches 150°C. The output stage can be turned off with the output disable pin  $\overline{OD}$ . By tying the  $\overline{OD}$  pin to the thermal warning output, the part will disable the output stage when it is out of the safe operating area. These pins easily interface to any logic family.

The LTC6091 is unity-gain stable with up to a 200pF output capacitor. A wide input and output common mode range along with many features makes the LTC6091 useful for many high voltage applications.

∠ , LT, LTC, LTM, Linear Technology, the Linear logo and Over-The-Top are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.



High Voltage Analog MUX

#### VOUT VS TIME



T LINEAR TECHNOLOGY

#### 

# PIN CONFIGURATION



ESD Sensitive: The output pins (OUTA and OUTB) are sensitve to ESD. Any ESD greater than 500V may cause permanent damage to the device.

# **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6091IUFE#PBF	LTC6091IUFE#TRPBF	6091	16-Lead Plastic QFN	–40°C to 85°C
LTC6091HUFE#PBF	LTC6091HUFE#TRPBF	6091	16-Lead Plastic QFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}$ C. Test conditions are V<sup>+</sup> = 70V, V<sup>-</sup> = -70V, V<sub>CM</sub> = V<sub>OUT</sub> = 0V, V<sub>DD</sub> = open unless otherwise noted.

					I-SUFFIX			H-SUFFIX		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		•		±330 ±330	±1000 ±1250		±330 ±330	±1000 ±1250	μV μV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift	$T_{A} = 25^{\circ}C, \Delta T_{J} = 70^{\circ}C$		-5	±3	5	-5	±3	5	μV/°C
I <sub>B</sub>	Input Bias Current (Note 6)	Supply Voltage = ±70V Supply Voltage = ±15V Supply Voltage = ±15V	•		3 0.3	50		3 0.3	800	pA pA pA
I <sub>OS</sub>	Input Offset Current (Note 6)	Supply Voltage = ±15V	•		0.5	30		0.5	120	рА рА
e <sub>n</sub>	Input Noise Voltage Density	f = 1kHz f = 10kHz			14 11			14 11		nV/√Hz nV/√Hz
	Input Noise Voltage	0.1Hz to 10Hz			3.5			3.5		μV <sub>P-P</sub>
i <sub>n</sub>	Input Noise Current Density				1			1		fA/√Hz
V <sub>CM</sub>	Input Common Mode Range	Guaranteed by CMRR	•	V <sup>-</sup> + 3V	±68	V <sup>+</sup> - 3V	V <sup>-</sup> + 3V	±68	V <sup>+</sup> - 3V	V V
C <sub>IN</sub>	Common Mode Input Capacitance				9			9		pF
C <sub>DIFF</sub>	Differential Input Capacitance				5			5		pF
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = -67V to 67V	•	130 126	>140		130 126	>140		dB dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 4.75V \text{ to } \pm 70V$	•	112 106	>120		112 106	>120		dB dB
V <sub>OUT</sub>	Output Voltage Swing High (Referred to V <sup>+</sup> ) (V <sub>OH</sub> )	No Load I <sub>SOURCE</sub> = 1mA I <sub>SOURCE</sub> = 10mA	•		10 50 450	25 140 1000		10 50 450	25 140 1000	mV mV mV
	Output Voltage Swing Low (Referred to V–) (V <sub>OL</sub> )	No Load I <sub>SINK</sub> = 1mA I <sub>SINK</sub> = 10mA	•		10 30 250	25 80 600		10 30 250	25 80 600	mV mV mV
A <sub>VOL</sub>	Large-Signal Voltage Gain	R <sub>L</sub> = 10k V <sub>OUT</sub> from –60V to 60V	•	1000 1000	>10000		1000 1000	>10000		V/mV V/mV
I <sub>SC</sub>	Output Short-Circuit Current (Source and Sink)	Supply Voltage = ±70V Supply Voltage = ±15V	•	50	90		50	90		mA mA
SR	Slew Rate	$A_{VCL} = -4, R_L = 10k$	•	10	21		9	21		V/µs V/µs
GBW	Gain-Bandwidth Product	$f_{\text{TEST}} = 20 \text{kHz}, \text{ R}_{\text{L}} = 10 \text{k}$	•	5.5	12		5	12		MHz MHz
φ <sub>M</sub>	Phase Margin	$R_{L} = 10k, C_{L} = 50pF$			60			60		Deg
FPBW	Full-Power Bandwidth	V <sub>OUT</sub> = 125V <sub>P-P</sub>	•	20	40		18	40		kHz kHz
t <sub>S</sub>	Settling Time 0.1%	$V_{STEP} = 1V, A_V = 1,$ $R_L = 10k$			2			2		μs
I <sub>S</sub>	Supply Current (Per Amplifier)	No Load	•		2.8	3.9 4.3		2.8	3.9 4.3	mA mA
V <sub>S</sub>	Supply Voltage Range	Guaranteed by the PSRR Test	•	9.5		140	9.5		140	V



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. Test conditions are V<sup>+</sup> = 70V, V<sup>-</sup> = -70V, V<sub>CM</sub> = V<sub>OUT</sub> = 0V, V<sub>DD</sub> = open unless otherwise noted.

					I-SUFFIX			H-SUFFIX		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
ODH	OD Pin Voltage, Referenced to COM Pin	V <sub>IH</sub>	•	COM + 1.8V			COM + 1.8V			V
ODL	OD Pin Voltage, Referenced to COM Pin	V <sub>IL</sub>	•			COM + 0.65V			COM + 0.65V	V
	Amplifier DC Output Impedance, Disabled	DC, $\overline{\text{OD}} = \text{COM}$			>10			>10		MΩ
COMCM	COM Pin Voltage Range		•	V-		V <sup>+</sup> – 5	V-		V <sup>+</sup> - 5	V
COMV	COM Pin Open-Circuit Voltage		•	17	21	25	17	21	25	V
COMR	COM Pin Resistance		•	500	665	850	500	665	850	kΩ
TEMPF	Die Temperature Where TFLAG Is Active				145			145		°C
TEMPHYS	TFLAG Output Hysteresis				5			5		°C
I <sub>TFLAG</sub>	TFLAG Pull-Down Current	TFLAG Output Voltage = 0V	•	70	200	330	70	200	330	μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Either output (OUTA or OUTB) of the LTC6091 is capable of producing peak output currents in excess of 50mA. Current density limitations within the IC require the continuous RMS current supplied by either output (sourcing or sinking) over the operating lifetime of the part to be limited to under 50mA (absolute maximum). Proper heat sinking may be required to keep the junction temperature below the absolute maximum rating. Refer to the Power Dissipation and Thermal Considerations section of the data sheet for more information.

**Note 3:** The LTC60911 is guaranteed functional over the operating junction temperature range -40°C to 85°C. The LTC6091H is guaranteed functional over the operating junction temperature range -40°C to 125°C. Specifying the junction temperature range as an operating condition is applicable for devices with potentially significant guiescent power dissipation.

Note 4: The LTC60911 is guaranteed to meet specified performance from -40°C to 85°C. The LTC6091H is guaranteed to meet specified performance from -40°C to 125°C.

Note 5: This device includes overtemperature protection that is intended to protect the device during momentary overload conditions. Operation above the specified maximum operating junction temperature is not recommended.

Note 6: Input bias and offset current is production tested with ±15V supplies. See Typical Performance Characteristics curves of actual typical performance over full supply range.













**Output Impedance vs Frequency** with Output Disabled ( $\overline{OD} = COM$ )



6091f







125°C - 85°C

25°C -50°C

125

6091 G12

30

10

0

-10

-20

1

GAIN (dB) 20











Output Voltage Swing Low (V<sub>OL</sub>) vs Load Current and Temperature





**Distortion vs Frequency** 

-20

**Thermal Shutdown Hystersis** 

















### PIN FUNCTIONS (A Channel/B Channel)

-INA , -INB (Pin 1/Pin 5): Inverting Input Pin. Input common mode range is  $V^- + 3V$  to  $V^+ - 3V$ . Do not exceed absolute maximum voltage range.

**+INA, +INB (Pin 2/Pin 6):** Noninverting Input Pin. Input common mode range is  $V^-$  + 3V to  $V^+$  – 3V. Do not exceed absolute maximum voltage range.

**V**<sup>-</sup> (Pin 3, Pin 7, Exposed Pad Pin 17): Negative Supply Pin. Connect to a single V<sup>-</sup> only. Both amplifiers share a common substrate, and are not isolated from each other. Pins 3, and 7 must be electrically tied to the exposed pad (Pin 17). The exposed pad connection removes heat from the device. To achieve a low thermal resistance, connect the exposed pad to a V<sup>-</sup> power plane with as much metal land as possible (see Applications Information).

**TFLAGA**, **TFLAGB** (Pin 12/ Pin 8): Temperature Flag Pin. The TFLAG pin is an open-drain output that sinks current when the die temperature exceeds 145°C. **OUTA, OUTB (Pin 13/Pin 9):** Output Pin. If this rail-torail output goes below  $V^-$ , the ESD protection diode will forward bias. If OUT goes above  $V^+$ , then output device diodes will forward bias. Avoid forward biasing the diodes on the OUT pin. Excessive current can cause damage.

**V+A, V+B (Pin 14/Pin 10):** Positive Supply Pin. Each amplifier has an independent V<sup>+</sup> supply. But since both amplifiers shares a common substrate, they must share the same V<sup>-</sup> supply.

**ODA**, **ODB** (Pin 15/Pin 11): Output Disable Pin. Active low input disables the output stage. If left open, an internal pull-up resistor enables the amplifier. Input voltage levels are referred to the COM pin.

**COMA, COMB (Pin 16/Pin 4):** COM Pin is used to interface OD and TFLAG pins to voltage control circuits. Tie this pin to the low voltage ground, or let it float.



# **BLOCK DIAGRAM**



10



TECHNOLOGY

#### General

The LTC6091 dual high voltage operational amplifier is designed in a Linear Technology proprietary CMOS process enabling a rail-to-rail output stage with a 140V supply while maintaining precision, low offset, low offset drift and low noise.

#### **Power Supply**

The LTC6091 consists of single monolithic die containing two LTC6090 amplifiers assembled in a single exposedpad QFN package. Since both amplifiers share the same substrate, V<sup>-</sup> pins (Pin 3 and Pin 7) must be tied together and to the exposed pad underneath. The V<sup>+</sup>A (Pin 14) and V<sup>+</sup>B (Pin 10) may be supplied independently. The LTC6091 works off single or split supplies. Split supplies can be balanced or unbalanced. For example, two ±70V supplies can be used, or a 100V and -40V supply can be used. The V+ and V- pins should be bypassed with high quality surface mount ceramic capacitors. See Board Layout section for recommendations. When using split supplies, supply sequencing does not cause problems.

#### **Input Protection**

As shown in the Block Diagram, the LTC6091 has a comprehensive protection network to prevent damage to the input devices. The current limiting resistors and back-

to-back diodes are to keep the inputs from being driven apart. The voltage-current relationship is that of a resistor in series with a diode until the voltage difference between the pins reaches 12V. At that point the Zener diodes turn on. Any additional current into the pins will snap back the input differential voltage to 9V.

In the event of an ESD strike between an input and V<sup>-</sup>, the voltage clamps and ESD device fire providing a current path to V<sup>-</sup> protecting the input devices. The input pin protection is designed to protect against momentary ESD events. A repetitive large fast input swing (>5.5V and <20ns rise time) will cause repeated stress on the MOSFET input devices. When in such an application, anti-parallel diodes (1N4148) should be connected between the inputs to limit the swing.

#### **Output Disable**

Each amplifier of the LTC6091 has its own output disable  $(\overline{OD})$  pin (Refer to Figure 1). The  $\overline{OD}$  pin is an active low disable with an internal 2M resistor that will pull up the  $\overline{OD}$  pin enabling the output stage. The  $\overline{OD}$  pin voltage is limited by an internal Zener diode tied between COM and  $\overline{OD}$ . When the  $\overline{OD}$  pin for a particular channel is asserted low with respect to its COM pin, the output stage for that channel is disabled, leaving its bias and input circuits enabled. This results in 580µA (typical) standby current for



Figure 1. Low Voltage Interface Example for Output Disable



the disabled channel. The  $\overline{\text{OD}}$  pin can be directly connected to either an open drain NMOS device (as in Figure 1) or connected to low voltage logic circuitry.

Since the  $\overline{\text{OD}}$  pin is referenced to the COM pin, absolute maximum ratings should be observed for the COM and  $\overline{\text{OD}}$  pins. When coming out of shutdown the LTC6091 bias circuits and input stage are already powered up leaving only the output stage to turn on and drive to the proper output voltage. Figures 2 and 3 illustrate the part powering on and coming out of shutdown, respectively.



Figure 2. Starting Up



Figure 3. LTC6091 Output Disable Function

### Thermal Shutdown

Each amplifier of the LTC6091 has its own trimmed temperature sensing circuit which senses die temperature in close proximity to their respective amplifier's output stage, where most of the on-chip power dissipation occurs. When one of the amplifiers's sensing circuit senses temperatures in excess of approximately 145°C, it will assert the TFLAG pin for that amplifier. The TFLAG pin is an open-drain output pin that sinks  $200\mu A$  (typical) when asserted. The temperature sensor itself has approximately 5°C of hysteresis requiring the part to cool to approximately 140°C before disabling TFLAG.

To guarantee proper operation of thermal shutdown, a few precautions must be followed when interfacing the output disable pin  $(\overline{OD})$  to the TFLAG pin:

- For simplest operation, float both channel's COM pins (COMA and COMB), and connect ODA to TFLAGA, and ODB to TFLAGB as shown in Figure 4. Both output stages will be safely disabled should the die temperature reach approximately 145°C. Both COM pins may be tied to ground in this configuration so long as V<sup>−</sup> is biased more negatively than -3V with respect to ground for proper thermal shutdown operation.
- In the case where the COM pins are grounded, and the V<sup>-</sup> supply is within 0V to -3V of ground, logic buffers must be used to force ODA or ODB to a logic low as shown in Figure 5. The pull-up resistor (R<sub>PULLUP</sub>) of Figure 5 must be chosen large enough to guarantee a logic low for the logic buffer. For most CMOS, this requires at least 402k of pull-up resistance. Alternatively, the logic buffer is not needed if you float both COMA and COMB. With COM floating, you may simply tie the respective channel's OD directly to TFLAG for proper thermal shutdown operation.

Since both amplifiers share a common substrate, thermal cross coupling from one channel to the other will occur. Depending on the average die temperature, and temperature sensing accuracy, it is possible, however unlikely, for heat generated in Channel A's output stage to assert Channel B's TFLAGB or visa-versa. Should this condition occur, it should be understood that both amplifiers are operating close to their thermal shutdown limit.

Since the TFLAG pin is referenced to the COM pin, absolute maximum ratings should be observed for the COM and TFLAG pins.

For safety, a second overtemperature threshold shuts down the output stage if internal die temperatures rise to approximately 175°C. This second overtemperature indicator has approximately 7°C of hysteresis requiring the





Figure 4. Automatic Thermal Output Disable Using the TFLAG Pins



Figure 5. Automatic Thermal Output Disable Using the TFLAG Pin with Unbalanced Split Supply or Single Supply Applications

die temperature to cool 7°C. Once the device has cooled sufficiently, the output stage will enable. **Degradation can** occur or reliability may be affected when the junction temperature of the device exceeds 150°C.

#### **Board Layout**

Because the two amplifiers share a common substrate, a single bypass capacitor of  $0.1\mu$ F can be used to bypass the V<sup>-</sup> (as close to the pins as possible) to a low impedance ground plane. Additional bypass capacitance may be required for heavy loads. For the positive supplies, there are two independent positive supply pins (V<sup>+</sup>A, V<sup>+</sup>B): one for each amplifier. If these two supplies are tied together, they may be bypassed to a low impedance ground plane with a single capacitor (typically  $0.1\mu$ F) as close to the supply pins as possible. Likewise, when driving heavy loads, additional bypass capacitance may be required.

There are other important considerations for high voltage and high power: trace spacing, humidity and dust. High voltage electric fields between adjacent conductors attract dust. Moisture absorbed by dust can contribute to PCB leakage and electrical breakdown. Vias biased to high voltage should have additional spacing to nearby ground plane.

PCB leakage related errors require special layout and cleaning practices. As little as  $1000G\Omega$  of PCB leakage between Pin 2 (+INA) and Pin 3 (V<sup>-</sup>) will generate 70pA of leakage with ±70V power supplies! It becomes important to clean the PCB after soldering down the part. Solder flux will accumulate dust and become a leakage hazard. It is recommended to clean the PCB with a solvent, or simply use soap and water to remove residue. Baking the PCB will remove leftover moisture. Depending on the application, a special low leakage board material may be considered. Also guarding sensitive traces as shown in Figures 6 and 7 to the greatest extent possible will also help to mitigate PCB leakage.



Figure 6. Example of a Noninverting Amplifier Guard Configuration





Figure 7. Example of an Inverting Amplifier Guard Configuration

#### **Power Dissipation and Thermal Considerations**

In order to avoid damaging the device, the absolute maximum junction temperature of the LTC6091 ( $T_{JMAX} = 150^{\circ}C$ ), should not be exceeded. At 5.6mA of quiescent supply current on  $\pm$ 70V supplies, the LTC6091 will consume approximately 0.8W.

In general, the die's junction temperature  $(T_J)$  can be estimated from the ambient temperature  $T_A$ , and the power dissipated in the device  $P_D$ :

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + \mathsf{P}_{\mathsf{D}} \bullet (\Theta_{\mathsf{J}\mathsf{C}} + \Theta_{\mathsf{C}\mathsf{A}})$$

 $\theta_{JC}$  is the junction-to-case thermal resistance and is characterized to be approximately 15°C/W.  $\theta_{CA}$  is the case-to-ambient thermal resistance and depends on circuit board layout, air flow and proximity to other sources of heat. The power dissipated in the IC is a function of supply voltage and the load being driven. Assuming split supplies, and a

Table 1. Thermal Resistance vs PCB Thermal Plane Area

resistive load, the worst-case power dissipation  $\mathsf{P}_{D(MAX)}$  occurs when the output is driving the load to half of either supply voltage.  $\mathsf{P}_{D(MAX)}$ , then is the sum of the quiescent power plus the power dissipated in the device due to the load with symmetric supply:

 $P_{D(MAX)}$  (per amplifier) =  $(V_{S} \bullet I_{S}) + (V_{S}/4)^{2}/R_{LOAD}$ 

(I<sub>S</sub> is the quiescent supply current for a single amplifier)

For example, the resulting peak power dissipation in the LTC6091 for 2 channels driving  $5k\Omega$  to ground with a  $\pm$ 70V supply would be approximately 1.3W.

The exposed pad under the LTC6091 is the primary conduit for conducting heat out of the package. Junction-to-ambient thermal resistance is strongly influenced by the number of thermal vias to which the exposed pad is soldered to, the size of the thermal plane connected to these thermal vias, PCB thickness, air-flow, and proximity of other sources of heat. To minimize the amount of temperature rise within the package, the exposed pad must be soldered down to a PCB with multiple thermal vias tied to a thermal plane.

For a 4-layer PCB with the exposed pad of the LTC6091 soldered to a land pattern containing eight 10mil diameter thermal vias which are connected to two 2 inch by 2 inch V<sup>-</sup> thermal/power planes, the junction-to-ambient thermal resistance may be as low as  $38^{\circ}$ C/W in still air. If the density of the PCB layout makes such large thermal

EXAMPLE A	EXAMPLE B	EXAMPLE C	EXAMPLE D
TOP LAYER A	TOP LAYER B	TOP LAYER C	TOP LAYER D
BOTTOM LAYER A	BOTTOM LAYER B	BOTTOM LAYER C	BOTTOM LAYER D
		X	X
$\begin{array}{l} \theta_{JA} = 90^{\circ}C/W \\ \theta_{JC} = 15^{\circ}C/W \\ \theta_{CA} = 75^{\circ}C/W \end{array}$	$\begin{array}{l} \theta_{JA} = 100^{\circ}C/W\\ \theta_{JC} = 15^{\circ}C/W\\ \theta_{CA} = 85^{\circ}C/W \end{array}$	$\begin{array}{l} \theta_{JA} = 108^{\circ}\text{C/W} \\ \theta_{JC} = 15^{\circ}\text{C/W} \\ \theta_{CA} = 93^{\circ}\text{C/W} \end{array}$	$\theta_{JA} = 115^{\circ}C/W$ $\theta_{JC} = 15^{\circ}C/W$ $\theta_{CA} = 100^{\circ}C/W$

14



planes impractical, Table 1 lists the thermal performance achieved of alternative layout examples. A minimally sized single layer thermal land under the device as shown in column D of Table 1 will result in a junction-to-ambient thermal resistance approaching 115°C/W. Since the LTC6091 will dissipate 0.8W on  $\pm$ 70V supplies, there will be approximately 90°C of junction-to-ambient temperature rise due to the device operation alone. This will then limit the specified ambient temperature range of the LTC6091 can operate and/or will limit the load driven to prevent junction temperatures from exceeding T<sub>JMAX</sub> (150°C).

#### Stability with Large Resistor Values

A large feedback resistor along with the intrinsic input capacitance will create an additional pole that affects stability and causes peaking in the closed-loop response. To mitigate the peaking a small feedback capacitor placed around the feedback resistor, as shown in Figure 8, will reduce the peaking and overshoot. Figure 9 shows the closed-loop response with various feedback capacitors.



Figure 8. LTC6091 with Feedback Capacitance to Reduce Peaking



Figure 9. Compensated Closed-Loop Response Reduces Peaking

Additional stray capacitance on the input pins should be kept to a minimum.

#### **Slew Enhancement**

The LTC6091 includes a slew enhancement circuit which boosts the slew rate to  $21V/\mu s$  making the part capable of slewing rail-to-rail across the 140V output range in less than  $7\mu s$ . To optimize the slew rate and minimize settling time, stray capacitance should be kept to a minimum. A feedback capacitor reduces overshoot and nonlinearities associated with the slew enhancement circuit. The size of the feedback capacitor should be tailored to the specific board, supply voltage and load conditions.

Slewing is a nonlinear behavior and will affect distortion. The relationship between slew rate and full-power bandwidth is given in the relationship below.

 $SR = V_{PEAK} \bullet \omega$ 

where  $V_{PEAK}$  is the peak output voltage and  $\omega$  is frequency in radians/sec. The fidelity of a large sine wave output is limited by the slew rate. The graph in Figure 10 shows distortion versus frequency for several output levels.



Figure 10. Distortion vs Frequency for Large Output Swings



#### **Multiplexer Application**

A single LTC6091 may be arranged to act as a 2-channel high voltage analog multiplexer as shown in Figure 11. When used in this arrangement, it is possible for the output to affect the source on the disabled amplifier's noninverting input. The inverting and noninverting inputs are clamped through resistors and back-to-back diodes. There is a path for current to flow from the multiplexer output through the disabled amplifier's feedback resistor, and through the inputs to the noninverting input's source. For example, if the enabled amplifier has a -70V output, and the disabled amplifier has a 5V input, there is 75V across the two resistors and the input pins. To keep this current below 1mA the combined resistance of the R<sub>IN</sub> and feedback resistor needs to be about 75k or higher.

The output impedance of the disabled amplifier is >  $10M\Omega$  at DC. The AC output impedance is shown in the Typical Performance Characteristics section.



Figure 11. Multiplexer Application

### **Minimizing Noise**

The LTC6091 circuit shown in Figure 12 includes an output filter that reduces noise (and signals) starting at about 150kHz. This filtering reduces out-of-band noise to a relatively insignificant level. Loop compensation is included to provide a well-stabilized overall response. Since the large-signal bandwidth is dictated largely by the op amp slew rate to signals below about 100kHz, the net result is that little is compromised due to the added filtration.

The following table shows the suggested component values for a range of amplification factors.

GAIN	R <sub>G</sub>	R <sub>F</sub>	C <sub>F</sub>
1	N/A	4.99k	330pF
2	50k	50k	33pF
5	20k	80.6k	22pF
10	11k	100k	18pF
20	5.23k	100k	18pF
50	2.05k	100k	18pF
100	1k	100k	18pF



Figure 12. Modified Gain-Block Application That Includes Noise-Reducing Filter



### **TYPICAL APPLICATIONS**



Gain of 10 with Protected Output Current Doubler

**Piezo Bimorph Bender Driver** 





### **TYPICAL APPLICATIONS**



Wide Common Mode Range 10x Gain Instrumentation Amplifier Typically <1mV Input-Referred Error





### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON THE TOP AND BOTTOM OF PACKAGE



# TYPICAL APPLICATION



**Piezo Micropositioner Driver** 

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC6090	Single 140V Rail-to-Rail Output pA Input Op Amp	Single Version of LTC6091
LT <sup>®</sup> 1990	250V Input Range G = 1, 10, Micropower, Difference Amplifier	Pin Selectable Gain of 1 or 10
LT1991	Precision, 100µA Gain Selectable Amplifier	Pin Configurable as a Difference Amplifier, Inverting and Noninverting Amplifier
LT6015/LT6016/ LT6017	Single/Dual/Quad 3.2MHz, Low Power, Over-The-Top® Precision Op Amp	76V Common Mode Input Range, 50V Operating Supply Range, 50µV Voltage Offset
LT3511	Monolithic High Voltage Isolated Flyback Converter	4.5V to 100V Input Voltage Range, No Opto-Coupler Required
LT8300	100V <sub>IN</sub> Micropower Isolated Flyback Converter with 150V/260mA Switch	6V to 100V Input Voltage Range. V <sub>OUT</sub> Set with a Single External Resistor



