

Single P-Channel PowerTrench[®] MOSFET $-20V, -7.8A, 30m\Omega$

Features


- Max $r_{DS(on)}$ = 30m Ω at V_{GS} = -4.5V, I_D = -7.8A
- Max $r_{DS(on)}$ = 37m Ω at V_{GS} = -2.5V, I_D = -6.6A
- Max $r_{DS(on)}$ = 50m Ω at V_{GS} = -1.8V, I_D = -5.5A
- Max $r_{DS(on)}$ = 90m Ω at V_{GS} = -1.5V, I_D = -2.0A
- Low profile 0.8mm maximum in the new package MicroFET 2X2 mm
- HBM ESD protection level > 3KV typical (Note 3)
- Free from halogenated compounds and antimony oxides
- RoHS Compliant



General Description

This device is designed specifically for battery charge or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on-state resistance.

The MicroFET 2X2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.



MOSFET Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DS}	Drain to Source Voltage	-20	V	
V _{GS}	Gate to Source Voltage		±8	V
	Drain Current -Continuous	(Note 1a)	-7.8	
ID	-Pulsed		-24	— A
D	Power Dissipation	(Note 1a)	2.4	w
P _D	Power Dissipation	(Note 1b)	0.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

R _{0JA}	Thermal Resistance, Junction to Ambient	(Note 1a)	52	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1b)	145	0,00

Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
510	FDMA510PZ	MicroFET 2X2	7"	8mm	3000units


FDMA510PZ
Single
P-Channel
PowerTrench [®]
MOSFET

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = -250μA, V _{GS} = 0V	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, referenced to $25^{\circ}C$		-13		mV/°C
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = -16V, V_{GS} = 0V$			-1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 8V, V_{DS} = 0V$			±10	μΑ
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = -250 \mu A$	-0.4	-0.7	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250\mu A$, referenced to 25°C		3		mV/°C
		V _{GS} = -4.5V, I _D = -7.8A		27	30	
		$V_{GS} = -2.5V, I_D = -6.6A$		34	37	mΩ
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = -1.8V, I _D = -5.5A		46	50	
		$V_{GS} = -1.5V$, $I_{D} = -2.0A$		60	90	
		$V_{GS} = -4.5V, I_D = -7.8A, T_J = 125^{\circ}C$ 36		40	1	
9 _{FS}	Forward Transconductance	$V_{DD} = -5V, I_D = -7.8A$		26		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance			1110	1480	pF
C _{oss}	Output Capacitance	──V _{DS} = −10V, V _{GS} = 0V, f = 1MHz		205	275	pF
C _{rss}	Reverse Transfer Capacitance			185	280	pF
Switching	g Characteristics				•	
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -10V, I_D = -7.8A$ $V_{GS} = -4.5V, R_{GEN} = 6\Omega$		7	14	ns
t _r	Rise Time			9	18	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = -4.5V, R_{GEN} = 602$		125	200	ns
t _f	Fall Time			64	103	ns
Q _g	Total Gate Charge	$V_{DD} = -5V, I_D = -7.8A$ $V_{GS} = -4.5V$		19	27	nC
Q _{gs}	Gate to Source Charge			2.1		nC
Q _{gd}	Gate to Drain "Miller" Charge			4.2		nC
Drain-Sou	urce Diode Characteristics					
	Maximum Continuous Drain-Source Dio	de Forward Current			-2	A
0				1		

$I_{\rm F} = -7.8$ A, di/dt = 100A/µs	I _S	Maximum Continuous Drain-Source Diode Forward Current				-2	Α
$I_F = -7.8A$, di/dt = 100A/µs	V _{SD}	Source to Drain Diode Forward Voltage $V_{GS} = 0V$, $I_S = -2A$			-0.8	-1.2	V
	t _{rr}	Reverse Recovery Time	L = 7.84 di/dt = 1004/		66	106	ns
	Q _{rr}	Reverse Recovery Charge	F = -7.8A, di/dt = 100A/µs		44	71	nC

Notes: 1. $R_{\theta JA}$ is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.






b. 145°C/W when mounted on a minimum pad of 2 oz copper.

Pulse Test: Pulse Width < 300μs, Duty cycle < 2.0%.
The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.


©2009 Fairchild Semiconductor Corporation FDMA510PZ Rev.B3

www.fairchildsemi.com




©2009 Fairchild Semiconductor Corporation FDMA510PZ Rev.B3 3

www.fairchildsemi.com




FDMA510PZ Single P-Channel PowerTrench[®] MOSFET

FDMA510PZ Rev.B3



FDMA510PZ Rev.B3



MOSFET



		may change in any manner winout house.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
		Rev. 168