

# 14-Bit, 1 GSPS JESD204B, Dual Analog-to-Digital Converter

Data Sheet AD9680

#### **FEATURES**

JESD204B (Subclass 1) coded serial digital outputs 1.65 W total power per channel at 1 GSPS (default settings) SFDR = 85 dBFS at 340 MHz, 80 dBFS at 1 GHz SNR = 65.3 dBFS at 340 MHz ( $A_{\rm IN}$  = -1.0 dBFS), 61.4 dBFS at 1 GHz

ENOB = 10.8 bits at 10 MHz

 $DNL = \pm 0.5 LSB$ 

 $INL = \pm 2.5 LSB$ 

Noise density = -154 dBFS/Hz at 1 GSPS 1.25 V, 2.5 V, and 3.3 V dc supply operation No missing codes

**Internal ADC voltage reference** 

Flexible input range and termination impedance 1.46 V p-p to 1.94 V p-p (1.70 V p-p nominal)  $400 \Omega$ ,  $200 \Omega$ ,  $100 \Omega$ , and  $50 \Omega$  differential

2 GHz usable analog input full power bandwidth

95 dB channel isolation/crosstalk

Amplitude detect bits for efficient AGC implementation

2 integrated wideband digital processors per channel

12-bit NCO, up to 4 cascaded half-band filters

**Differential clock input** 

Integer clock divide by -1, 2, 4, or 8 Flexible JESD204B lane configurations

Small signal dither

#### **APPLICATIONS**

**Communications** 

Diversity multiband, multimode digital receivers 3G/4G, TD-SCDMA, W-CDMA, GSM, LTE

General-purpose software radios


Ultrawideband satellite receivers

Instrumentation

**Radars** 

Signals intelligence (SIGINT)
DOCSIS 3.0 CMTS upstream receive paths
HFC digital reverse path receivers

#### FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. Wide full power bandwidth supports IF sampling of signals up to 2 GHz.
- 2. Buffered inputs with programmable input termination eases filter design and implementation.
- Four integrated wideband decimation filters and numerically controlled oscillator (NCO) blocks supporting multiband receivers.
- 4. Flexible serial port interface (SPI) controls various product features and functions to meet specific system requirements.
- 5. Programmable fast overrange detection.
- 6. 9 mm  $\times$  9 mm 64-lead LFCSP.

## **TABLE OF CONTENTS**

Features	1
Applications	1
Functional Block Diagram	1
Product Highlights	1
Revision History	2
General Description	3
Specifications	4
DC Specifications	4
AC Specifications	5
Digital Specifications	6
Switching Specifications	7
Timing Specifications	8
Absolute Maximum Ratings	10
Thermal Characteristics	10
ESD Caution	10
Pin Configuration and Function Descriptions	11
Typical Performance Characteristics	13
Equivalent Circuits	16
Theory of Operation	18
ADC Architecture	18
Analog Input Considerations	18
Voltage Reference	20
Clock Input Considerations	21
ADC Overrange and Fast Detect	23
ADC Overrange	23
Fast Threshold Detection (FD_A and FD_B)	23
Digital Downconverter (DDC)	24
DDC I/Q Input Selection	24
DDC I/Q Output Selection	24
DDC General Description	24
Frequency Translation	30

DDC 1	NCO Plus Mixer Loss and SFDR	. 31
Nume	rically Controlled Oscillator	. 31
FIR Filte	rs	. 33
Genera	al Description	. 33
Half-B	and Filters	. 34
DDC	Gain Stage	. 36
DDC	Complex—Real Conversion	. 36
DDC 1	Example Configurations	. 37
Digital C	Outputs	. 40
Introd	uction to the JESD204B Interface	. 40
JESD2	04B Overview	. 40
Functi	onal Overview	. 41
JESD2	04B Link Establishment	. 41
Physic	al Layer (Driver) Outputs	. 44
JESD2	04B Tx Converter Mapping	. 45
Config	guring the JESD204B Link	. 47
Serial Po	rt Interface	. 50
Config	guration Using the SPI	. 50
Hardw	vare Interface	. 50
SPI Ac	cessible Features	. 50
Memory	Map	. 51
Readir	ng the Memory Map Register Table	. 51
Memo	ry Map Register Table	. 52
Applicati	ions Information	. 63
Power	Supply Recommendations	. 63
Expos	ed Pad Thermal Heat Slug Recommendations	. 63
AVDD	01_SR (Pin 57) and AGND (Pin 56 and Pin 60)	. 63
Outline l	Dimensions	. 64
Orderi	ing Guide	. 64

#### **REVISION HISTORY**

5/14—Revision 0: Initial Version

## **GENERAL DESCRIPTION**

The AD9680 is a dual, 14-bit, 1 GSPS analog-to-digital converter (ADC). The device has an on-chip buffer and sample-and-hold circuit designed for low power, small size, and ease of use. This device is designed for sampling wide bandwidth analog signals of up to 2 GHz. The AD9680 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

The analog input and clock signals are differential inputs. Each ADC data output is internally connected to two digital downconverters (DDCs). Each DDC consists of four cascaded signal processing stages: a 12-bit frequency translator (NCO), and four half-band decimation filters.

In addition to the DDC blocks, the AD9680 has several functions that simplify the automatic gain control (AGC) function in the communications receiver. The programmable

threshold detector allows monitoring of the incoming signal power using the fast detect output bits of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input.

Users can configure the Subclass 1 JESD204B-based high speed serialized output in a variety of one-, two-, or four-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multiple device synchronization is supported through the SYSREF± and SYNCINB± input pins.

The AD9680 has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using a 1.8 V to 3.3 V capable 3-wire SPI.

The AD9680 is available in a Pb-free, 64-lead LFCSP and is specified over the  $-40^{\circ}$ C to  $+85^{\circ}$ C industrial temperature range. This product is protected by a U.S. patent.

## **SPECIFICATIONS**

#### **DC SPECIFICATIONS**

AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1\_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate (1000 MSPS), 1.7 V p-p full-scale differential input, 1.0 V internal reference,  $A_{\rm IN} = -1.0$  dBFS, default SPI settings,  $T_{\rm A} = 25$ °C, unless otherwise noted.

Table 1.

Parameter	Temperature	Min	Тур	Max	Unit
RESOLUTION	Full	14	*		Bits
ACCURACY					
No Missing Codes	Full		Guarantee	ed	
Offset Error	Full	-0.31	0	+0.31	% FSR
Offset Matching	Full		0	+0.23	% FSR
Gain Error	Full	-5	0	+5	% FSR
Gain Matching	Full		1	+4.5	% FSR
Differential Nonlinearity (DNL)	Full	-0.7	±0.5	+0.8	LSB
Integral Non-Linearity (INL)	Full	-5.7	±2.5	+6.9	LSB
TEMPERATURE DRIFT					
Offset Error	25°C		-14		ppm/°C
Gain Error	25°C		±13.8		ppm/°C
INTERNAL VOLTAGE REFERENCE					
Voltage	Full		1.0		V
INPUT-REFERRED NOISE					
$V_{REF} = 1.0 V$	25°C		2.63		LSB rms
ANALOG INPUTS					
Differential Input Voltage Range (Programmable)	Full	1.46	1.70	1.94	V p-p
Common-Mode Voltage (V <sub>CM</sub> )	25°C		2.05		V
Differential Input Capacitance <sup>1</sup>	25°C		1.5		pF
Analog Input Full Power Bandwidth	25°C		2		GHz
POWER SUPPLY					
AVDD1	Full	1.22	1.25	1.28	V
AVDD2	Full	2.44	2.50	2.56	V
AVDD3	Full	3.2	3.3	3.4	V
AVDD1_SR	Full	1.22	1.25	1.28	V
DVDD	Full	1.22	1.25	1.28	V
DRVDD	Full	1.22	1.25	1.28	V
SPIVDD	Full	1.7	1.8	3.4	V
l <sub>AVDD1</sub>	Full		685	720	mA
l <sub>AVDD2</sub>	Full		595	680	mA
lavdd3	Full		125	142	mA
lavdd1_sr	Full		16	18	mA
l <sub>DVDD</sub> <sup>2</sup>	Full		208	236	mA
I <sub>DRVDD</sub> <sup>1</sup>	Full		200	225	mA
Ispivdd	Full		5	6	mA
POWER CONSUMPTION					
Total Power Dissipation (Including Output Drivers) <sup>2, 3</sup>	Full		3.3		W
Power-Down Dissipation	Full		835		mW
Standby <sup>4</sup>	Full		1.4		W

<sup>&</sup>lt;sup>1</sup> All lanes running. Power dissipation on DRVDD changes with lane rate and number of lanes used.

<sup>&</sup>lt;sup>2</sup> Default mode. No DDCs used. L = 4, M = 2, F = 1.

<sup>&</sup>lt;sup>3</sup> Default mode. No DDCs used.

<sup>&</sup>lt;sup>4</sup> Can be controlled by the SPI.

#### **AC SPECIFICATIONS**

AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1\_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, 1.0 V internal reference,  $A_{\rm IN}$  = -1.0 dBFS, default SPI settings,  $T_A$  = 25°C, unless otherwise noted.

Table 2.

Parameter <sup>1</sup>	Temperature	Min	Тур	Max	Unit
ANALOG INPUT FULL SCALE	Full		1.7		V p-p
NOISE DENSITY <sup>2</sup>	Full		-154		dBFS/Hz
SIGNAL-TO-NOISE RATIO (SNR) <sup>3</sup>					
$f_{IN} = 10 \text{ MHz}$	25°C		67.2		dBFS
$f_{IN} = 170 \text{ MHz}$	Full	65.1	66.6		dBFS
$f_{IN} = 340 \text{ MHz}$	25°C		65.3		dBFS
$f_{IN} = 450 \text{ MHz}$	25°C		64.0		dBFS
$f_{IN} = 765 \text{ MHz}$	25°C		62.4		dBFS
$f_{IN} = 985 \text{ MHz}$	25°C		61.4		dBFS
$f_{IN} = 1950 \text{ MHz}$	25°C		57.0		dBFS
SNR AND DISTORTION RATIO (SINAD) <sup>3</sup>					
$f_{IN} = 10 \text{ MHz}$	25°C		67.1		dBFS
$f_{IN} = 170 \text{ MHz}$	Full	65.0	66.4		dBFS
f <sub>IN</sub> = 340 MHz	25°C		65.2		dBFS
f <sub>IN</sub> = 450 MHz	25°C		63.8		dBFS
f <sub>IN</sub> = 765 MHz	25°C		62.1		dBFS
f <sub>IN</sub> = 985 MHz	25°C		61.1		dBFS
f <sub>IN</sub> = 1950 MHz	25°C		56.0		dBFS
EFFECTIVE NUMBER OF BITS (ENOB)					1
f <sub>IN</sub> = 10 MHz	25°C		10.8		Bits
f <sub>IN</sub> = 170 MHz	Full	10.5	10.7		Bits
$f_{IN} = 340 \text{ MHz}$	25°C	. 0.0	10.5		Bits
$f_{IN} = 450 \text{ MHz}$	25°C		10.3		Bits
f <sub>IN</sub> = 765 MHz	25°C		10.0		Bits
f <sub>IN</sub> = 985 MHz	25°C		9.8		Bits
f <sub>IN</sub> = 1950 MHz	25°C		9.0		Bits
SPURIOUS-FREE DYNAMIC RANGE (SFDR) <sup>3</sup>					
$f_{IN} = 10 \text{ MHz}$	25°C		88		dBFS
f <sub>IN</sub> = 170 MHz	Full	75	85		dBFS
f <sub>IN</sub> = 340 MHz	25°C		85		dBFS
f <sub>IN</sub> = 450 MHz	25°C		82		dBFS
f <sub>IN</sub> = 765 MHz	25°C		80		dBFS
f <sub>IN</sub> = 985 MHz	25°C		80		dBFS
f <sub>IN</sub> = 1950 MHz	25°C		68		dBFS
WORST HARMONIC, SECOND OR THIRD <sup>3</sup>					
$f_{IN} = 10 \text{ MHz}$	25°C		<b>-95</b>		dBFS
$f_{IN} = 170 \text{ MHz}$	Full		-94	<b>-75</b>	dBFS
f <sub>IN</sub> = 340 MHz	25°C		-88	-	dBFS
$f_{\text{IN}} = 450 \text{ MHz}$	25°C		-86		dBFS
f <sub>IN</sub> = 765 MHz	25°C		-80		dBFS
f <sub>IN</sub> = 985 MHz	25°C		-80		dBFS
f <sub>IN</sub> = 1950 MHz	25°C		-80		dBFS
WORST OTHER, EXCLUDING SECOND OR THIRD HARMONIC <sup>3</sup>					
$f_{IN} = 10 \text{ MHz}$	25°C		<b>-95</b>		dBFS
$f_{IN} = 170 \text{ MHz}$	Full		-94	-81	dBFS
$f_{\text{IN}} = 340 \text{ MHz}$	25°C		–88	51	dBFS
$f_{\text{IN}} = 450 \text{ MHz}$	25°C		–86		dBFS

Parameter <sup>1</sup>	Temperature	Min Typ	Max	Unit
$f_{IN} = 765 \text{ MHz}$	25°C	-81		dBFS
$f_{IN} = 985 \text{ MHz}$	25°C	-82		dBFS
$f_{IN} = 1950 \text{ MHz}$	25°C	<b>–75</b>		dBFS
TWO-TONE INTERMODULATION DISTORTION (IMD), AIN1 AND AIN2 = -7 dBFS				
$f_{IN1} = 185 \text{ MHz}, f_{IN2} = 188 \text{ MHz}$	25°C	-87		dBFS
$f_{IN1} = 338 \text{ MHz}, f_{IN2} = 341 \text{ MHz}$	25°C	-88		dBFS
CROSSTALK⁴	25°C	95		dB
FULL POWER BANDWIDTH⁵	25°C	2		GHz

<sup>&</sup>lt;sup>1</sup> See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation*, for definitions and for details on how these tests were completed. <sup>2</sup> Noise density is measured at a low analog input frequency (30 MHz).

#### **DIGITAL SPECIFICATIONS**

AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1\_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, 1.0 V internal reference, AIN = -1.0 dBFS, default SPI settings,  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

Table 3.

Parameter	Temperature	Min	Тур	Max	Unit
CLOCK INPUTS (CLK+, CLK-)					
Logic Compliance	Full		LVDS/LVPECL		
Differential Input Voltage	Full	600	1200	1800	mV p-p
Input Common-Mode Voltage	Full		0.85		٧
Input Resistance (Differential)	Full		35		kΩ
Input Capacitance	Full			2.5	рF
SYSREF INPUTS (SYSREF+, SYSREF-)					
Logic Compliance	Full		LVDS/LVPECL		
Differential Input Voltage	Full	400	1200	1800	mV p-p
Input Common-Mode Voltage	Full	0.6	0.85	2.0	٧
Input Resistance (Differential)	Full		35		kΩ
Input Capacitance (Differential)	Full			2.5	рF
LOGIC INPUTS (SDI, SCLK, CSB, PDWN/STBY)					
Logic Compliance	Full		CMOS		
Logic 1 Voltage	Full		$0.8 \times SPIVDD$		V
Logic 0 Voltage	Full	0	0.2 × SPIVDD		V
Input Resistance	Full		30		kΩ
LOGIC OUTPUT (SDIO)					
Logic Compliance	Full		CMOS		
Logic 1 Voltage (I <sub>OH</sub> = 800 μA)	Full		0.8 × SPIVDD		V
Logic 0 Voltage ( $I_{OL} = 50 \mu A$ )	Full		0.2 × SPIVDD		V
SYNCIN INPUT (SYNCINB+/SYNCINB-)					
Logic Compliance	Full		LVDS/LVPECL/CM	OS	
Differential Input Voltage	Full	400	1200	1800	mV p-p
Input Common-Mode Voltage	Full	0.6	0.85	2.0	V
Input Resistance (Differential)	Full		35		kΩ
Input Capacitance	Full			2.5	рF
LOGIC OUTPUTS (FD_A, FD_B)					
Logic Compliance	Full		CMOS		
Logic 1 Voltage	Full	0.8	SPIVDD		V
Logic 0 Voltage	Full	0	0		V
Input Resistance	Full		30		kΩ

<sup>&</sup>lt;sup>3</sup> See Table 9 for recommended settings for full scale voltage and buffer current setting

<sup>&</sup>lt;sup>4</sup> Crosstalk is measured at 170 MHz with a -1.0 dBFS analog input on one channel and no input on the adjacent channel.

<sup>&</sup>lt;sup>5</sup> Measured with circuit shown in Figure 36.

Parameter	Temperature	Min	Тур	Max	Unit
DIGITAL OUTPUTS (SERDOUTx±, x = 0 TO 3)					
Logic Compliance	Full		CML		
Differential Output Voltage	Full	360		770	mV p-p
Output Common-Mode Voltage (V <sub>CM</sub> )					
AC Coupled	25°C	0		1.8	V
Short-Circuit Current (I <sub>Dshort</sub> )	25°C	-100		+100	mA
Differential Return Loss (RL <sub>DIFF</sub> ) <sup>1</sup>	25°C	8			dB
Common-Mode Return Loss (RL <sub>CM</sub> ) <sup>1</sup>	25°C	6			dB
Differential Termination Impedance	Full	80	100	120	Ω

 $<sup>^{\</sup>rm 1}$  Differential and common-mode return loss is measured from 100 MHz to 0.75 MHz  $\times$  baud rate.

#### **SWITCHING SPECIFICATIONS**

AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V,  $AVDD1\_SR = 1.25 \text{ V}$ , DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, 1.0 V internal reference, AIN = -1.0 dBFS, default SPI settings,  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

Table 4.

Parameter	Temperature	Min	Тур	Max	Unit
CLOCK					
Clock Rate (at CLK+/CLK– Pins)	Full	0.3		4	GHz
Maximum Sample Rate <sup>1</sup>	Full	1000			MSPS
Minimum Sample Rate <sup>2</sup>	Full	300			MSPS
Clock Pulse Width High	Full	500			ps
Clock Pulse Width Low	Full	500			ps
OUTPUT PARAMETERS					
Unit Interval (UI) <sup>3</sup>	Full	80	100		ps
Rise Time (t <sub>R</sub> ) (20% to 80% into 100 $\Omega$ Load)	25°C	24	32		ps
Fall Time ( $t_F$ ) (20% to 80% into 100 $\Omega$ Load)	25°C	24	32		ps
PLL Lock Time	25°C		2		ms
Data Rate per Channel (NRZ)⁴	25°C	3.125	10	12.5	Gbps
LATENCY <sup>5</sup>					
Pipeline Latency	Full		55		Clock cycles
Fast Detect Latency	Full			28	Clock cycles
Wake-Up Time <sup>6</sup>					
Standby	25°C		1		Ms
Power-Down	25°C			4	Ms
APERTURE					
Aperture Delay (t <sub>A</sub> )	Full		530		Ps
Aperture Uncertainty (Jitter, t <sub>j</sub> )	Full		55		fs rms
Out-of-range Recovery Time	Full		1		Clock Cycles

<sup>&</sup>lt;sup>1</sup> The maximum sample rate is the clock rate after the divider.

 $<sup>^{2}</sup>$  The minimum sample rate operates at 300 MSPS with L = 2 or L = 1.

 $<sup>^3</sup>$  Baud rate = 1/UI. A subset of this range can be supported.

 $<sup>^4</sup>$  Default L = 4. This number can be changed based on the sample rate and decimation ratio.

<sup>&</sup>lt;sup>5</sup> No DDCs used. L = 4, M = 2, F = 1.

<sup>&</sup>lt;sup>6</sup> Wake-up time is defined as the time required to return to normal operation from power-down mode.

#### **TIMING SPECIFICATIONS**

Table 5.

Parameter	Test Conditions/Comments		Тур	Max	Unit
CLK+ to SYSREF+ TIMING REQUIREMENTS	See Figure 3				
<b>t</b> su_sr	Device clock to SYSREF+ setup time		117		ps
$t_{H\_SR}$	Device clock to SYSREF+ hold time		-96		ps
SPITIMING REQUIREMENTS	See Figure 4				
t <sub>DS</sub>	Setup time between the data and the rising edge of SCLK	2			ns
t <sub>DH</sub>	Hold time between the data and the rising edge of SCLK	2			ns
tclk	Period of the SCLK	40			ns
ts	Setup time between CSB and SCLK	2			ns
t <sub>H</sub>	Hold time between CSB and SCLK	2			ns
tніgн	Minimum period that SCLK must be in a logic high state	10			ns
t <sub>LOW</sub>	Minimum period that SCLK must be in a logic low state	10			ns
t <sub>en_sdio</sub>	Time required for the SDIO pin to switch from an input to an output relative to the SCLK falling edge (not shown in Figure 4)	10			ns
t <sub>DIS_SDIO</sub>	Time required for the SDIO pin to switch from an output to an input relative to the SCLK rising edge (not shown in Figure 4)	10			ns

#### **Timing Diagrams**




Figure 2. Data Output Timing (Full Bandwidth Mode; L = 4; M = 2; F = 1)




Figure 4. Serial Port Interface Timing Diagram

## **ABSOLUTE MAXIMUM RATINGS**

Table 6.

Parameter	Rating
Electrical	
AVDD1 to AGND	1.34 V
AVDD1_SR to AGND	1.34 V
AVDD2 to AGND	2.75 V
AVDD3 to AGND	3.63 V
DVDD to DGND	1.34 V
DRVDD to DRGND	1.34 V
SPIVDD to AGND	3.63 V
AGND to DRGND	-0.3 V to +0.3 V
VIN±x to AGND	3.2 V
SCLK, SDIO, CSB to AGND	-0.3 V to SPIVDD + 0.3 V
PDWN/STBY to AGND	-0.3 V to SPIVDD + 0.3 V
Environmental	
Operating Temperature Range	-40°C to +85°C
Maximum Junction Temperature	125°C
Storage Temperature Range (Ambient)	−65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL CHARACTERISTICS

Typical  $\theta_{JA}$ ,  $\theta_{JB}$ , and  $\theta_{JC}$  are specified vs. the number of printed circuit board (PCB) layers in different airflow velocities (in m/sec). Airflow increases heat dissipation effectively reducing  $\theta_{JA}$  and  $\theta_{JB}$ . The use of appropriate thermal management techniques is recommended to ensure that the maximum junction temperature does not exceed the limits shown in Table 7.

Table 7.

PCB Type	Airflow Velocity (m/sec)	<b>Ө</b> ЈА	Ψ <sub>ЈВ</sub>	Ө <sub>ЈС_ТОР</sub>	θ,с_вот	Unit
JEDEC	0.0	17.8 <sup>1, 2</sup>	6.3 <sup>1, 3</sup>	<b>4.7</b> <sup>1, 5</sup>	1.21,5	°C/W
2s2p	1.0	15.6 <sup>1, 2</sup>	5.9 <sup>1, 3</sup>	N/A <sup>4</sup>		°C/W
Board	2.5	15.0 <sup>1, 2</sup>	5.7 <sup>1, 3</sup>	N/A <sup>4</sup>		°C/W
10-Layer	0.0	13.8	4.6	4.7	1.2	°C/W
PCB 81	1.0	12.7	4.6	N/A <sup>4</sup>		°C/W
Vias Under Exposed Pad	2.5	12.0	4.6	N/A <sup>4</sup>		°C/W

<sup>&</sup>lt;sup>1</sup> Per JEDEC 51-7, plus JEDEC 51-5 2s2p test board.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

<sup>&</sup>lt;sup>3</sup> Per JEDEC JESD51-8 (still air).

<sup>&</sup>lt;sup>4</sup> N/A = not applicable.

<sup>&</sup>lt;sup>5</sup> Per MIL-STD 883, Method 1012.1.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration (Top View)

**Table 8. Pin Function Descriptions** 

Pin No.	Mnemonic	Туре	Description
Power Supplies			
0	EPAD	Ground	Exposed Pad. The exposed thermal pad on the bottom of the package provides the ground reference for AVDDx. This exposed pad must be connected to ground for proper operation.
1, 2, 47, 48, 49, 52, 55, 61, 64	AVDD1	Supply	Analog Power Supply (1.25 V Nominal).
3, 8, 9, 10, 11, 39, 40, 41, 46, 50, 51, 62, 63	AVDD2	Supply	Analog Power Supply (2.5 V Nominal).
4, 7, 42, 45	AVDD3	Supply	Analog Power Supply (3.3 V Nominal).
13, 38	SPIVDD	Supply	Digital Power Supply for SPI (1.8 V to 3.3 V).
15, 34	DVDD	Supply	Digital Power Supply (1.25 V Nominal).
16, 33	DGND	Ground	Ground Reference for DVDD.
18, 31	DRGND	Ground	Ground Reference for DRVDD.
19, 30	DRVDD	Supply	Digital Driver Power Supply (1.25 V Nominal).
56, 60	AGND <sup>1</sup>	Ground	Ground Reference for SYSREF±.
57	AVDD1_SR <sup>1</sup>	Supply	Analog Power Supply for SYSREF± (1.25 V Nominal).
Analog			
5, 6	VIN-A, VIN+A	Input	ADC A Analog Input Complement/True.
12	V_1P0	Input/DNC	1.0 V Reference Voltage Input/Do Not Connect. This pin is configurable through the SPI as a no connect or an input. Do not connect this pin if using the internal reference. Requires a 1.0 V reference voltage input if using an external voltage reference source.
44, 43	VIN-B, VIN+B	Input	ADC B Analog Input Complement/True.
53, 54	CLK+, CLK-	Input	Clock Input True/Complement.

Pin No.	Mnemonic	Туре	Description
CMOS Outputs			
17, 32	FD_A, FD_B	Output	Fast Detect Outputs for Channel A and Channel B.
Digital Inputs			
20, 21	SYNCINB-, SYNCINB+	Input	Active Low JESD204B LVDS Sync Input True/Complement.
58, 59	SYSREF+, SYSREF-	Input	Active Low JESD204B LVDS System Reference Input True/Complement.
Data Outputs			
22, 23	SERDOUTO-, SERDOUTO+	Output	Lane 0 Output Data Complement/True.
24, 25	SERDOUT1-, SERDOUT1+	Output	Lane 1 Output Data Complement/True.
26, 27	SERDOUT2-, SERDOUT2+	Output	Lane 2 Output Data Complement/True.
28, 29	SERDOUT3-, SERDOUT3+	Output	Lane 3 Output Data Complement/True.
Device Under Test (DUT) Controls			
14	PDWN/STBY	Input	Power-Down Input (Active High). The operation of this pin depends on the SPI mode and can be configured as power-down or standby.
35	SDIO	Input/Output	SPI Serial Data Input/Output.
36	SCLK	Input	SPI Serial Clock.
37	CSB	Input	SPI Chip Select (Active Low).

<sup>&</sup>lt;sup>1</sup> To ensure proper ADC operation, connect AVDD1\_SR and AGND separately from the AVDD1 and EPAD connection. For more information, refer to the Applications Information section.

## TYPICAL PERFORMANCE CHARACTERISTICS

AVDD1 = 1.25 V,  $AVDD1\_SR = 1.25 \text{ V}$ , AVDD2 = 2.5 V, AVDD3 = 3.3 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, 1.7 V p-p full-scale differential input,  $A_{IN} = -1.0 \text{ dBFS}$ , default SPI settings, clock divider = 2,  $T_A = 25^{\circ}\text{C}$ , 128k FFT sample, unless otherwise noted.




Figure 6. Single-Tone FFT with  $f_{IN} = 10.3 MHz$ 




Figure 7. Single-Tone FFT with  $f_{IN} = 170.3 \text{ MHz}$ 




Figure 8. Single-Tone FFT with  $f_{IN} = 340.3 \text{ MHz}$ 




Figure 9. Single-Tone FFT with  $f_{IN} = 450.3 \text{ MHz}$ 




Figure 10. SNR/SFDR vs.  $f_s$ ,  $f_{IN} = 170.3$  MHz; Buffer Setting =  $3.0 \times$ 




Figure 11. SFDR vs.  $f_s$ ,  $f_{IN} = 10.3$  MHz, Buffer Setting = 1.5×, 2.0×, or 3.0×




Figure 12. SNR/SFDR vs.  $f_{IN}$ ;  $f_{IN}$  < 500 MHz; Buffer Setting = 3.0×




Figure 13. Two Tone FFT;  $f_{IN1} = 184$  MHz,  $f_{IN2} = 187$  MHz




Figure 14. Two Tone FFT;  $f_{IN1} = 338$  MHz,  $f_{IN2} = 341$  MHz




Figure 15. Two Tone SFDR/IMD3 vs. Input Amplitude ( $A_{IN}$ ) with  $f_{IN1}$  = 184 MHz and  $f_{IN2}$  = 187 MHz




Figure 16. Two Tone IMD3/SFDR vs. Input Amplitude ( $A_{IN}$ ) with  $f_{IN1}=338$  MHz and  $f_{IN2}=341$  MHz




Figure 17. SNR/SFDR vs. Analog Input Level,  $f_{IN} = 170.3 \text{ MHz}$ 




Figure 18. SNR/SFDR vs. Temperature,  $f_{IN} = 170.3 \text{ MHz}$ 




Figure 19. INL,  $f_{IN} = 10.3 MHz$ 




Figure 20. DNL,  $f_{IN} = 15 MHz$ .




Figure 21. Input-Referred Noise Histogram




Figure 22. Power Dissipation vs. Temperature




Figure 23. Power Dissipation vs.  $f_S$ 

## **EQUIVALENT CIRCUITS**




Figure 24. Analog Inputs




Figure 25. Clock Inputs




Figure 26. SYSREF± Inputs




Figure 27. Digital Outputs




Figure 28. SYNCINB± Inputs




Figure 29. SCLK Input




Figure 30. CSB Input




Figure 31. SDIO Input




Figure 32. FD\_A/FD\_B Outputs




Figure 33. PDWN/STBY Input




Figure 34. V\_1P0 Input/Output

### THEORY OF OPERATION

The AD9680 has two analog input channels and two JESD204B output lane pairs. The ADC is designed to sample wide bandwidth analog signals of up to 2 GHz. The AD9680 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

The AD9680 has several functions that simplify the AGC function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect output bits of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input.

The Subclass 1 JESD204B-based high speed serialized output data rate can be configured in one-lane (L = 1), two-lane (L = 2), and four-lane (L = 4) configurations, depending on the sample rate and the decimation ratio. Multiple device synchronization is supported through the SYSREF $\pm$  and SYNCINB $\pm$  input pins.

#### **ADC ARCHITECTURE**

The architecture of the AD9680 consists of an input buffered pipelined ADC. The input buffer is designed to provide a termination impedance to the analog input signal. This termination impedance can be changed using the SPI to meet the termination needs of the driver/amplifier. The default termination value is set to 400  $\Omega$ . The equivalent circuit diagram of the analog input termination is shown in Figure 24. The input buffer is optimized for high linearity, low noise, and low power.

The input buffer provides a linear high input impedance (for ease of drive) and reduces kickback from the ADC. The buffer is optimized for high linearity, low noise, and low power. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample; at the same time, the remaining stages operate with the preceding samples. Sampling occurs on the rising edge of the clock.

#### **ANALOG INPUT CONSIDERATIONS**

The analog input to the AD9680 is a differential buffer. The internal common-mode voltage of the buffer is 2.05 V. The clock signal alternately switches the input circuit between

sample mode and hold mode. When the input circuit is switched into sample mode, the signal source must be capable of charging the sample capacitors and settling within one-half of a clock cycle. A small resistor, in series with each input, can help reduce the peak transient current injected from the output stage of the driving source. In addition, low Q inductors or ferrite beads can be placed on each leg of the input to reduce high differential capacitance at the analog inputs and, thus, achieve the maximum bandwidth of the ADC. Such use of low Q inductors or ferrite beads is required when driving the converter front end at high IF frequencies. Either a differential capacitor or two single-ended capacitors can be placed on the inputs to provide a matching passive network. This ultimately creates a low-pass filter at the input, which limits unwanted broadband noise. For more information, refer to the AN-742 Application Note, the AN-827 Application Note, and the Analog Dialogue article "Transformer-Coupled Front-End for Wideband A/D Converters" (Volume 39, April 2005). In general, the precise values depend on the application.

For best dynamic performance, the source impedances driving VIN+x and VIN-x must be matched such that common-mode settling errors are symmetrical. These errors are reduced by the common-mode rejection of the ADC. An internal reference buffer creates a differential reference that defines the span of the ADC core.

Maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. In the case of the AD9680, the available span is programmable through the SPI port from 1.46 V p-p to 1.94 V p-p differential with 1.70 V p-p differential being the default.

#### **Differential Input Configurations**

There are several ways to drive the AD9680, either actively or passively. However, optimum performance is achieved by driving the analog input differentially.

For applications where SNR and SFDR are key parameters, differential transformer coupling is the recommended input configuration (see Figure 35 and Figure 36) because the noise performance of most amplifiers is not adequate to achieve the true performance of the AD9680.

For low to midrange frequencies, a double balun or double transformer network (see Figure 35) is recommended for optimum performance of the AD9680. For higher frequencies in the second or third Nyquist zones, it is better to remove some of the front-end passive components to ensure wideband operation (see Figure 36).




Figure 35. Differential Transformer-Coupled Configuration for First and Second Nyquist Frequencies




Figure 36. Differential Transformer-Coupled Configuration for Second and Third Nyquist Frequencies

#### **Input Common Mode**

The analog inputs of the AD9680 are internally biased to the common mode as shown in Figure 37. The common-mode buffer has a limited range in that the performance suffers greatly if the common-mode voltage drops by more than 100 mV. Therefore, in dc-coupled applications, set the common-mode voltage to 2.05 V,  $\pm 100$  mV to ensure proper ADC operation. The full-scale voltage setting must be at a 1.7 V p-p differential if running in a dc-coupled application.

#### **Analog Input Controls and SFDR Optimization**

The AD9680 offers flexible controls for the analog inputs, such as input termination, buffer current, and input full-scale adjustment. All of the available controls are shown in Figure 37.




Figure 37. Analog Input Controls

Using Register 0x018, the buffer currents on each channel can be scaled to optimize the SFDR over various input frequencies and bandwidths of interest. As the input buffer currents are set, the amount of current required by the AVDD3 supply changes. This relationship is shown in Figure 38. For a complete list of buffer current settings, see Table 29.




Figure 38. AVDD3 Power vs. Buffer Current Setting




Figure 39. Buffer Current Sweeps, AD9680 (SFDR vs.  $I_{BUFF}$ );  $f_{IN} < 500$  MHz

In certain high frequency applications, the SFDR can be improved by reducing the full-scale setting.

Table 9 shows the recommended buffer current and full-scale voltage settings for the different analog input frequency ranges.

**Table 9. SFDR Optimization for Input Frequencies** 

Input Frequency (MHz)	Input Full-Scale Range, Register 0x025 (V p-p)	Input Buffer Current Control Setting, Register 0x018
<500 MHz	1.7/1.82/1.94 differential	3.0×
500 MHz to 1 GHz	1.58/1.46 differential	4.5× or 6.5×
>1 GHz	1.46 differential	6.5×

#### **Absolute Maximum Input Swing**

The absolute maximum input swing allowed at the inputs of the AD9680 is 4.3 V p-p differential. Signals operating near or at this level can cause permanent damage to the ADC.

#### **VOLTAGE REFERENCE**

A stable and accurate 1.0 V voltage reference is built into the AD9680. This internal 1.0 V reference is used to set the full-scale input range of the ADC. The full-scale input range can be adjusted via the ADC Function Register 0x025. For more information on adjusting the input swing, see Table 29. Figure 40 shows the block diagram of the internal 1.0 V reference controls.




Figure 40. Internal Reference Configuration and Controls

The SPI Register 0x024 enables the user to either use this internal  $1.0~\rm V$  reference, or to provide an external  $1.0~\rm V$  reference. When using an external voltage reference, provide a  $1.0~\rm V$  reference. The full-scale adjustment is made using the SPI, irrespective of the reference voltage. For more information on adjusting the full-scale level of the AD9680, refer to the Memory Map Register Table section.

The use of an external reference may be necessary, in some applications, to enhance the gain accuracy of the ADC or improve thermal drift characteristics. Figure 41 shows the typical drift characteristics of the internal 1.0 V reference.




Figure 41. Typical V\_1P0 Drift

The external reference has to be a stable 1.0 V reference. The ADR130 is a good option for providing the 1.0 V reference. Figure 42 shows how the ADR130 can be used to provide the external 1.0 V reference to the AD9680. The grayed out areas show unused blocks within the AD9680 while using the ADR130 to provide the external reference.




Figure 42. External Reference Using ADR130

#### **CLOCK INPUT CONSIDERATIONS**

For optimum performance, drive the AD9680 sample clock inputs (CLK+ and CLK-) with a differential signal. This signal is typically ac-coupled to the CLK+ and CLK- pins via a transformer or clock drivers. These pins are biased internally and require no additional biasing.

Figure 43 shows a preferred method for clocking the AD9680. The low jitter clock source is converted from a single-ended signal to a differential signal using an RF transformer.




Figure 43. Transformer-Coupled Differential Clock

Another option is to ac couple a differential CML or LVDS signal to the sample clock input pins, as shown in Figure 44 and Figure 45.




Figure 44. Differential CML Sample Clock




Figure 45. Differential LVDS Sample Clock

#### **Clock Duty Cycle Considerations**

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals. As a result, these ADCs may be sensitive to clock duty cycle. Commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. In applications where the clock duty cycle cannot be guaranteed to be 50%, a higher multiple frequency clock can be supplied to the device. The AD9680 can be clocked at 2 GHz with the internal clock divider set to 2. The output of the divider offers a 50% duty cycle, high slew rate (fast edge) clock signal to the internal ADC. See the Memory Map section for more details on using this feature.

#### Input Clock Divider

The AD9680 contains an input clock divider with the ability to divide the Nyquist input clock by -1, 2, 4, and 8. The divider ratios can be selected using Register 0x10B. This is shown in Figure 46.

The maximum frequency at the CLK± inputs is 4 GHz. This is the limit of the divider. In applications where the clock input is a multiple of the sample clock, care must be taken to program the appropriate divider ratio into the clock divider before applying the clock signal. This ensures that the current transients during device startup are controlled.




Figure 46. Clock Divider Circuit

The AD9680 clock divider can be synchronized using the external SYSREF± input. A valid SYSREF± causes the clock divider to reset to a programmable state. This synchronization feature allows multiple devices to have their clock dividers aligned to guarantee simultaneous input sampling.

#### **Clock Jitter Considerations**

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency  $(f_A)$  due only to aperture jitter  $(t_I)$  can be calculated by

$$SNR = 20 \times \log 10 \ (2 \times \pi \times f_A \times t_J)$$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter specifications. IF undersampling applications are particularly sensitive to jitter (see Figure 47).




Figure 47. Ideal SNR vs. Input Frequency and Jitter

Treat the clock input as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9680. Separate power supplies for clock drivers from the ADC output driver supplies to avoid modulating the clock signal with digital noise. If the clock is generated from another type of source (by gating, dividing, or other methods), retime the clock by the original clock at the last step. Refer to the AN-501 Application Note and the AN-756 Application Note for more in-depth information about jitter performance as it relates to ADCs.

#### Power-Down/Standby Mode

The AD9680 has a PDWN/STBY pin which can be used to configure the device in power-down or standby mode. The default operation is PDWN. The PDWN/STBY pin is a logic high pin. When in power-down mode, the JESD204B link is disrupted. The power-down option can also be set via Register 0x03F and Register 0x040.

In standby mode, the JESD204B link is not disrupted and transmits zeroes for all converter samples. This can be changed using Register 0x571, Bit 7 to select /K/ characters.

#### **Temperature Diode**

The AD9680 contains a diode-based temperature sensor for measuring the temperature of the die. This diode can output a voltage and serve as a coarse temperature sensor to monitor the internal die temperature.

The temperature diode voltage can be output to the FD\_A pin using the SPI. Use Register 0x028, Bit 0 to enable or disable the

diode. Register 0x028 is a local register. Channel A must be selected in the device index register (0x008) to enable the temperature diode readout. Configure the FD\_A pin to output the diode voltage by programming Register 0x040[2:0]. See Table 29 for more information.

The voltage response of the temperature diode is shown in Figure 48.




Figure 48. Temperature Diode Voltage vs. Temperature

## ADC OVERRANGE AND FAST DETECT

In receiver applications, it is desirable to have a mechanism to reliably determine when the converter is about to be clipped. The standard overrange bit in the JESD204B outputs provides information on the state of the analog input that is of limited usefulness. Therefore, it is helpful to have a programmable threshold below full scale that allows time to reduce the gain before the clip actually occurs. In addition, because input signals can have significant slew rates, the latency of this function is of major concern. Highly pipelined converters can have significant latency. The AD9680 contains fast detect circuitry for individual channels to monitor the threshold and assert the FD\_A and FD\_B pins.

#### **ADC OVERRANGE**

The ADC overrange indicator is asserted when an overrange is detected on the input of the ADC. The overrange indicator can be embedded within the JESD204B link as a control bit (when CSB > 0). The latency of this overrange indicator matches the sample latency.

The AD9680 also records any overrange condition in any of the eight virtual converters. For more information on the virtual converters, refer to Figure 50. The overrange status of each virtual converter is registered as a sticky bit in Register 0x563. The contents of Register 0x563 can be cleared using Register 0x562, by toggling the bits corresponding to the virtual converter to set and reset position.

#### FAST THRESHOLD DETECTION (FD A AND FD B)

The FD bit is immediately set whenever the absolute value of the input signal exceeds the programmable upper threshold level. The FD bit is only cleared when the absolute value of the input signal drops below the lower threshold level for greater than the programmable dwell time. This feature provides hysteresis and prevents the FD bit from excessively toggling. The operation of the upper threshold and lower threshold registers, along with the dwell time registers, is shown in Figure 49.

The FD indicator is asserted if the input magnitude exceeds the value programmed in the fast detect upper threshold registers, located at Register 0x247 and Register 0x248. The selected threshold register is compared with the signal magnitude at the output of the ADC. The fast upper threshold detection has a latency of 28 clock cycles (maximum). The approximate upper threshold magnitude is defined by

*Upper Threshold Magnitude* (dBFS) = 20 log (*Threshold Magnitude*/2<sup>13</sup>)

The FD indicators are not cleared until the signal drops below the lower threshold for the programmed dwell time. The lower threshold is programmed in the fast detect lower threshold registers, located at Register 0x249 and Register 0x24A. The fast detect lower threshold register is a 13-bit register that is compared with the signal magnitude at the output of the ADC. This comparison is subject to the ADC pipeline latency, but is accurate in terms of converter resolution. The lower threshold magnitude is defined by

*Lower Threshold Magnitude* (dBFS) = 20 log (*Threshold Magnitude*/2<sup>13</sup>)

For example, to set an upper threshold of -6 dBFS, write 0xFFF to Register 0x247 and Register 0x248. To set a lower threshold of -10 dBFS, write 0xA1D to Register 0x249 and Register 0x24A.

The dwell time can be programmed from 1 to 65,535 sample clock cycles by placing the desired value in the fast detect dwell time registers, located at Register 0x24B and Register 0x24C. See the Memory Map section (Register 0x040, and Register 0x245 to Register 0x24C in Table 29) for more details.




Figure 49. Threshold Settings for FD\_A and FD\_B Signals

## **DIGITAL DOWNCONVERTER (DDC)**

The AD9680 includes four digital downconverters (DDC 0 to DDC 3) that provide filtering and reduce the output data rate. This digital processing section includes an NCO, a half-band decimating filter, an FIR filter, a gain stage, and a complex-real conversion stage. Each of these processing blocks has control lines that allow it to be independently enabled and disabled to provide the desired processing function. The digital downconverter can be configured to output either real data or complex output data.

#### **DDC I/Q INPUT SELECTION**

The AD9680 has two ADC channels and four DDC channels. Each DDC channel has two input ports that can be paired to support both real or complex inputs through the I/Q crossbar mux. For real signals, both DDC input ports must select the same ADC channel (for example, DDC Input Port I = ADC Channel A, and Input Port Q = ADC Channel A). For complex signals, each DDC input port must select different ADC channels (for example, DDC Input Port I = ADC Channel A, and Input Port Q = ADC Channel B).

The inputs to each DDC are controlled by the DDC input selection registers (Register 0x311, Register 0x331, Register 0x351, and Register 0x371). See Table 29 for information on how to configure the DDCs.

#### **DDC I/Q OUTPUT SELECTION**

Each DDC channel has two output ports that can be paired to support both real or complex outputs. For real output signals, only the DDC Output Port I is used (the DDC Output Port Q is invalid). For complex I/Q output signals, both DDC Output Port I and DDC Output Port Q are used.

The I/Q outputs to each DDC channel are controlled by the DDC complex to real enable bit (Bit 3) in the DDC control registers (Register 0x310, Register 0x330, Register 0x350, and Register 0x370).

The Chip Q ignore bit (Bit 5) in the chip application mode register (Register 0x200) controls the chip output muxing of all the DDC channels. When all DDC channels use real outputs,

this bit must be set high to ignore all DDC Q output ports. When any of the DDC channels are set to use complex I/Q outputs, the user must clear this bit to use both DDC Output Port I and DDC Output Port Q. For more information, refer to Figure 58.

#### **DDC GENERAL DESCRIPTION**

The four DDC blocks are used to extract a portion of the full digital spectrum captured by the ADC(s). They are intended for IF sampling or oversampled baseband radios requiring wide bandwidth input signals.

Each DDC block contains the following signal processing stages:

#### Frequency Translation Stage (Optional)

The frequency translation stage consists of a 12-bit complex NCO and quadrature mixers that can be used for frequency translation of both real or complex input signals. This stage shifts a portion of the available digital spectrum down to baseband.

#### Filtering Stage

After shifting down to baseband, the filtering stage decimates the frequency spectrum using a chain of up to four half-band low-pass filters for rate conversion. The decimation process lowers the output data rate, which in turn reduces the output interface rate.

#### Gain Stage (Optional)

Due to losses associated with mixing a real input signal down to baseband, the gain stange compensates by adding an additional 0 dB or 6 dB of gain.

#### Complex to Real Conversion Stage (Optional)

When real outputs are necessary, the complex to real conversion stage converts the complex outputs back to real by performing an  $f_s/4$  mixing operation plus a filter to remove the complex component of the signal.

Figure 50 shows the detailed block diagram of the DDCs implemented in the AD9680.




Figure 50. DDC Detailed Block Diagram

Figure 51 shows an example usage of one of the four DDC blocks with a real input signal and four half-band filters (HB4, HB3, HB2, and HB1). It shows both complex (decimate by 16) and real (decimate by 8) output options.

When DDCs have different decimation ratios, the chip decimation ratio (Register 0x201) must be set to the lowest decimation ratio of all the DDC blocks. In this scenario, samples of higher decimation ratio DDCs are repeated to match

the chip decimation ratio sample rate. Whenever the NCO frequency is set or changed, the DDC soft reset must be issued. If the DDC soft reset is not issued, the output may potentially show amplitude variations.

Table 10, Table 11, Table 12, Table 13, and Table 14 show the DDC samples when the chip decimation ratio is set to 1, 2, 4, 8, or 16, respectively.




Figure 51. DDC Theory of Operation Example (Real Input—Decimate by 16)

Table 10. DDC Samples, Chip Decimation Ratio = 1

Real (I) Output (Complex to Real Enabled)		Complex (I/Q) Outputs (Complex to Real Disabled)			eal Disabled)		
HB1 FIR (DCM <sup>1</sup> = 1)	HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 2)	HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 4)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB1 FIR (DCM <sup>1</sup> = 2)	HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 4)	HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 16)
N	N	N	N	N	N	N	N
N + 1	N	N	N	N	N	N	N
N + 2	N + 1	N	N	N + 1	N	N	N
N + 3	N + 1	N	N	N + 1	N	N	N
N + 4	N + 2	N + 1	N	N + 2	N + 1	N	N
N + 5	N + 2	N + 1	N	N + 2	N + 1	N	N
N + 6	N + 3	N + 1	N	N + 3	N + 1	N	N
N + 7	N + 3	N + 1	N	N + 3	N + 1	N	N
N + 8	N + 4	N + 2	N + 1	N + 4	N + 2	N + 1	N
N + 9	N + 4	N + 2	N + 1	N + 4	N + 2	N + 1	N
N + 10	N + 5	N + 2	N + 1	N + 5	N + 2	N + 1	N
N + 11	N + 5	N + 2	N + 1	N + 5	N + 2	N + 1	N
N + 12	N + 6	N + 3	N + 1	N + 6	N + 3	N + 1	N
N + 13	N + 6	N + 3	N + 1	N + 6	N + 3	N + 1	N
N + 14	N + 7	N + 3	N + 1	N + 7	N + 3	N + 1	N
N + 15	N + 7	N + 3	N + 1	N + 7	N + 3	N + 1	N
N + 16	N + 8	N + 4	N + 2	N + 8	N + 4	N + 2	N + 1
N + 17	N + 8	N + 4	N + 2	N + 8	N + 4	N + 2	N + 1
N + 18	N + 9	N + 4	N + 2	N + 9	N + 4	N + 2	N + 1
N + 19	N + 9	N + 4	N + 2	N + 9	N + 4	N + 2	N + 1
N + 20	N + 10	N + 5	N + 2	N + 10	N + 5	N + 2	N + 1
N + 21	N + 10	N + 5	N + 2	N + 10	N + 5	N + 2	N + 1
N + 22	N + 11	N + 5	N + 2	N + 11	N + 5	N + 2	N + 1
N + 23	N + 11	N + 5	N + 2	N + 11	N + 5	N + 2	N + 1
N + 24	N + 12	N + 6	N + 3	N + 12	N + 6	N + 3	N + 1
N + 25	N + 12	N + 6	N + 3	N + 12	N + 6	N + 3	N + 1
N + 26	N + 13	N + 6	N + 3	N + 13	N + 6	N + 3	N + 1
N + 27	N + 13	N + 6	N + 3	N + 13	N + 6	N + 3	N + 1
N + 28	N + 14	N + 7	N + 3	N + 14	N + 7	N + 3	N + 1
N + 29	N + 14	N + 7	N + 3	N + 14	N + 7	N + 3	N + 1
N + 30	N + 15	N + 7	N + 3	N + 15	N + 7	N + 3	N + 1
N + 31	N + 15	N + 7	N + 3	N + 15	N + 7	N + 3	N + 1

<sup>&</sup>lt;sup>1</sup> DCM = decimation.

Table 11. DDC Samples, Chip Decimation Ratio = 2

Real (I) Output (Complex to Real Enabled)			Comp	lex (I/Q) Outputs (	Complex to Real D	isabled)
HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 2)	HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 4)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB1 FIR (DCM <sup>1</sup> = 2)	HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 4)	HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 16)
N	N	N	N	N	N	N
N + 1	N	N	N + 1	N	N	N
N + 2	N + 1	N	N + 2	N + 1	N	N
N + 3	N + 1	N	N + 3	N + 1	N	N
N + 4	N + 2	N + 1	N + 4	N + 2	N + 1	N
N + 5	N + 2	N + 1	N + 5	N + 2	N + 1	N
N + 6	N + 3	N + 1	N + 6	N + 3	N + 1	N
N + 7	N + 3	N + 1	N + 7	N + 3	N + 1	N
N + 8	N + 4	N + 2	N + 8	N + 4	N + 2	N + 1
N + 9	N + 4	N + 2	N + 9	N + 4	N + 2	N + 1
N + 10	N + 5	N + 2	N + 10	N + 5	N + 2	N + 1
N + 11	N + 5	N + 2	N + 11	N + 5	N + 2	N + 1
N + 12	N + 6	N + 3	N + 12	N + 6	N + 3	N + 1
N + 13	N + 6	N + 3	N + 13	N + 6	N + 3	N + 1
N + 14	N + 7	N + 3	N + 14	N + 7	N + 3	N + 1
N + 15	N + 7	N + 3	N + 15	N + 7	N + 3	N + 1

<sup>&</sup>lt;sup>1</sup> DCM = decimation.

**Table 12. DDC Samples, Chip Decimation Ratio = 4** 

Real (I) Output (C	Real (I) Output (Complex to Real Enabled)		Complex (I/Q) Outputs (Complex to Real Disabled)		
HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 4)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 4)	HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 16)	
N	N	N	N	N	
N + 1	N	N + 1	N	N	
N + 2	N + 1	N + 2	N + 1	N	
N + 3	N + 1	N + 3	N + 1	N	
N + 4	N + 2	N + 4	N + 2	N + 1	
N + 5	N + 2	N + 5	N + 2	N + 1	
N + 6	N + 3	N + 6	N + 3	N + 1	
N + 7	N + 3	N + 7	N + 3	N + 1	

<sup>&</sup>lt;sup>1</sup> DCM = decimation.

Table 13. DDC Samples, Chip Decimation Ratio = 8

Real (I) Output (Complex to Real Enabled)	Complex (I/Q) Outputs (Complex to Real Disabled)		
HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 8)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM <sup>1</sup> = 16)	
N	N	N	
N + 1	N + 1	N	
N + 2	N + 2	N + 1	
N + 3	N + 3	N + 1	
N + 4	N + 4	N + 2	
N + 5	N + 5	N + 2	
N + 6	N + 6	N + 3	
N + 7	N + 7	N + 3	

<sup>&</sup>lt;sup>1</sup> DCM = decimation.

**Table 14. DDC Samples, Chip Decimation Ratio = 16** 

Real (I) Output (Complex to Real Enabled)	Complex (I/Q) Outputs (Complex to Real Disabled)
HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM = 16)	HB4 FIR + HB3 FIR + HB2 FIR + HB1 FIR (DCM1 = 16)
Not applicable	N
Not applicable	N + 1
Not applicable	N + 2
Not applicable	N + 3

<sup>&</sup>lt;sup>1</sup> DCM = decimation.

If the chip decimation ratio is set to decimate by 4, DDC 0 is set to use HB2 + HB1 filters (complex outputs decimate by 4), and DDC 1 is set to use HB4 + HB3 + HB2 + HB1 filters (real outputs decimate by 8), then DDC 1 repeats its output data two times for every one DDC 0 output. The resulting output samples are shown in Table 15.

Table 15. DDC Output Samples when Chip DCM<sup>1</sup> = 4, DDC 0 DCM<sup>1</sup> = 4 (Complex), and DDC 1 DCM<sup>1</sup> = 8 (Real)

		DDC 0		DDC 1
DDC Input Samples	Output Port I	Output Port Q	Output Port I	Output Port Q
N	I0 [N]	Q0 [N]	I1 [N]	Not applicable
N + 1				
N + 2				
N + 3				
N + 4	I0 [N + 1]	Q0 [N + 1]		
N + 5				
N + 6				
N + 7				
N + 8	I0 [N + 2]	Q0 [N + 2]	I1 [N + 1]	Not applicable
N + 9				
N + 10				
N + 11				
N + 12	I0 [N + 3]	Q0 [N + 3]		
N + 13				
N + 14				
N + 15				

 $<sup>^{1}</sup>$  DCM = decimation.

## FREQUENCY TRANSLATION GENERAL DESCRIPTION

Frequency translation is accomplished by using a 12-bit complex NCO along with a digital quadrature mixer. The frequency translation translates either a real or complex input signal from an intermediate frequency (IF) to a baseband complex digital output (carrier frequency = 0 Hz).

The frequency translation stage of each DDC can be controlled individually and supports four different IF modes using Bits[5:4] of the DDC control registers (Register 0x310, Register 0x330, Register 0x350, and Register 0x370). These IF modes are

- Variable IF mode
- 0 Hz IF (ZIF) mode
- f<sub>s</sub>/4 Hz IF mode
- Test mode

#### Variable IF Mode

NCO and mixers are enabled. NCO output frequency can be used to digitally tune the IF frequency.

#### 0 Hz IF (ZIF) Mode

Mixers are bypassed and the NCO disabled.

#### f<sub>s</sub>/4 Hz IF Mode

Mixers and NCO are enabled in special down mixing by  $f_{\text{S}}/4$  mode to save power.

#### Test Mode

Input samples are forced to 0.999 to positive full scale. NCO is enabled. This test mode allows the NCOs to directly drive the decimation filters.

Figure 52 and Figure 53 show examples of the frequency translation stage for both real and complex inputs.

## NCO FREQUENCY TUNING WORD (FTW) SELECTION 12-BIT NCO FTW = MIXING FREQUENCY/ADC SAMPLE RATE × 4096




Figure 52. DDC NCO Frequency Tuning Word Selection—Real Inputs




Figure 53. DDC NCO Frequency Tuning Word Selection—Complex Inputs

#### **DDC NCO PLUS MIXER LOSS AND SFDR**

When mixing a real input signal down to baseband, 6 dB of loss is introduced in the signal due to filtering of the negative image. An additional 0.05 dB of loss is introduced by the NCO. The total loss of a real input signal mixed down to baseband is 6.05 dB. For this reason, it is recommended that the user compensate for this loss by enabling the additional 6 dB of gain in the gain stage of the DDC to recenter the dynamic range of the signal within the full scale of the output bits.

When mixing a complex input signal down to baseband, the maximum value each I/Q sample can reach is  $1.414 \times \text{full}$  scale after it passes through the complex mixer. To avoid overrange of the I/Q samples and to keep the data bitwidths aligned with real mixing, 3.06 dB of loss ( $0.707 \times \text{full-scale}$ ) is introduced in the mixer for complex signals. An additional 0.05 dB of loss is introduced by the NCO. The total loss of a complex input signal mixed down to baseband is -3.11 dB.

The worst case spurious signal from the NCO is greater than 102 dBc SFDR for all output frequencies.

#### **NUMERICALLY CONTROLLED OSCILLATOR**

The AD9680 has a 12-bit NCO for each DDC that enables the frequency translation process. The NCO allows the input spectrum to be tuned to dc, where it can be effectively filtered by the subsequent filter blocks to prevent aliasing. The NCO can be set up by providing a frequency tuning word (FTW) and a phase offset word (POW).

#### Setting Up the NCO FTW and POW

The NCO frequency value is given by the 12-bit twos complement number entered in the NCO FTW. Frequencies between  $-f_s/2$  and  $f_s/2$  ( $f_s/2$  excluded) are represented using the following frequency words:

- 0x800 represents a frequency of -f<sub>s</sub>/2.
- 0x000 represents dc (frequency is 0 Hz).
- 0x7FF represents a frequency of  $+f_S/2 f_S/2^{12}$ .

The NCO frequency tuning word can be calculated using the following equation:

$$NCO\_FTW = round \left( 2^{12} \frac{Mod(f_C, f_S)}{f_S} \right)$$

where:

*NCO\_FTW* is a 12-bit twos complement number representing the NCO FTW.

 $f_S$  is the AD9680 sampling frequency (clock rate) in Hz.  $f_C$  is the desired carrier frequency in Hz.

Mod() is a remainder function. For example, Mod(110,100) = 10, and for negative numbers, Mod(-32, 10) = -2. round() is a rounding function. For example, round(3.6) = 4, and for negative numbers, round(-3.4) = -3.

Note that this equation applies to the aliasing of signals in the digital domain (that is, aliasing introduced when digitizing analog signals).

For example, if the ADC sampling frequency (f<sub>s</sub>) is 1250 MSPS and the carrier frequency (f<sub>c</sub>) is 416.667 MHz then,

$$NCO\_FTW = round \left(2^{12} \frac{Mod(416.667,1250)}{1250}\right) = 1365 \text{MHz}$$

This, in turn, converts to 0x555 in the 12-bit twos complement representation for NCO\_FTW. The actual carrier frequency can be calculated based on the following equation:

$$f_C - actual = \frac{NCO\_FTW \times f_S}{2^{12}} = 416.56\text{MHz}$$

A 12-bit POW is available for each NCO to create a known phase relationship between multiple AD9680 chips or individual DDC channels inside one AD9680.

The following procedure must be followed to update the FTW and/or POW registers to ensure proper operation of the NCO:

- Write to the FTW registers for all the DDCs.
- Write to the POW registers for all the DDCs.
- Synchronize the NCOs either through the DDC soft reset bit accessible through the SPI, or through the assertion of the SYSREF± pin.

Note that the NCOs must be synchronized either through SPI or through the SYSREF± pin after all writes to the FTW or POW registers have completed. This synchronization is necessary to ensure the proper operation of the NCO.

#### **NCO Synchronization**

Each NCO contains a separate phase accumulator word (PAW) that is used to determine the instantaneous phase of the NCO. The initial reset value of each PAW is determined by the POW described in the Setting Up the NCO FTW and POW section. The phase increment value of each PAW is determined by the FTW.

Two methods can be used to synchronize multiple PAWs within the chip:

- Using the SPI. The DDC NCO soft reset bit in the DDC synchronization control register (Register 0x300, Bit 4) can be used to reset all the PAWs in the chip. This is accomplished by toggling the DDC NCO soft reset bit. This method can only be used to synchronize DDC channels within the same AD9680 chip.
- Using the SYSREF± pin. When the SYSREF± pin is enabled in the SYSREF± control registers (Register 0x120 and Register 0x121), and the DDC synchronization is enabled in Bits[1:0] in the DDC synchronization control register (Register 0x300), any subsequent SYSREF± event resets all the PAWs in the chip. This method can be used to synchronize DDC channels within the same AD9680 chip, or DDC channels within separate AD9680 chips.

#### Mixe

The NCO is accompanied by a mixer. Its operation is similar to an analog quadrature mixer. It performs the down conversion of input signals (real or complex) by using the NCO frequency as a local oscillator. For real input signals, this mixer performs a real mixer operation (with two multipliers). For complex input signals, the mixer performs a complex mixer operation (with four multipliers and two adders). The mixer adjusts its operation based on the input signal (real or complex) provided to each individual channel. The selection of real or complex inputs can be controlled individually for each DDC block by using Bit 7 of the DDC control register (Register 0x310, Register 0x330, Register 0x350, and Register 0x370)

## **FIR FILTERS**

#### **GENERAL DESCRIPTION**

There are four sets of decimate-by-2, low-pass, half-band, finite impulse response (FIR) filters (HB1 FIR, HB2 FIR, HB3 FIR, and HB4 FIR shown in Figure 50). These filters follow the frequency translation stage. After the carrier of interest is tuned down to dc (carrier frequency = 0 Hz), these filters efficiently lower the sample rate while providing sufficient alias rejection from unwanted adjacent carriers around the bandwidth of interest.

HB1 FIR is always enabled and cannot be bypassed. The HB2, HB3, and HB4 FIR filters are optional and can be bypassed for higher output sample rates.

Table 16 shows the different bandwidth options by including different half-band filters. In all cases, the DDC filtering stage of the AD9680 provides less than -0.001 dB of pass-band ripple and >100 dB of stop-band alias rejection.

Table 17 shows the amount of stop-band alias rejection for multiple pass-band ripple/cutoff points. The decimation ratio of the filtering stage of each DDC can be controlled individually through Bits[1:0] of the DDC control register (0x310, 0x330, 0x350, and 0x370).

**Table 16. DDC Filter Characteristics** 

ADC Sample Rate (MSPS)	DDC Decimation Ratio	Real Output Sample Rate (MSPS)	Complex (I/Q) Output Sample Rate (MSPS)	Alias Protected Bandwidth (MHz)	Ideal SNR Improvement <sup>1</sup> (dB)	Pass-Band Ripple (dB)	Alias Rejection (dB)
1000	2 (HB1)	1000	500 (I) + 500 (Q)	385.0	1	<-0.001	>100
	4 (HB1 + HB2)	500	250 (I) + 250 (Q)	192.5	4		
	8 (HB1 + HB2 + HB3)	250	125 (I) + 125 (Q)	96.3	7		
	16 (HB1 + HB2 + HB3 + HB4)	125	62.5 (I) + 62.5 (Q)	48.1	10		

<sup>&</sup>lt;sup>1</sup> Ideal SNR improvement due to oversampling and filtering =  $10\log(bandwidth/(f_s/2))$ .

Table 17. DDC Filter Alias Rejection

Alias Rejection (dB)	Pass-Band Ripple/ Cutoff Point (dB)	Alias Protected Bandwidth for Real (I) Outputs <sup>1</sup>	Alias Protected Bandwidth for Complex (I/Q) Outputs <sup>1</sup>
>100	<-0.001	<38.5% × f <sub>OUT</sub>	<77% × f <sub>OUT</sub>
90	<-0.001	<38.7% × fоит	<77.4% × fоит
85	<-0.001	<38.9% × f <sub>OUT</sub>	$<77.8\% \times f_{OUT}$
63.3	<-0.006	<40% × f <sub>оит</sub>	<80% × f <sub>OUT</sub>
25	-0.5	$44.4\% \times f_{OUT}$	$88.8\% \times f_{OUT}$
19.3	-1.0	45.6% × f <sub>оит</sub>	91.2% × fоит
10.7	-3.0	48% × f <sub>OUT</sub>	96% × f <sub>OUT</sub>

<sup>&</sup>lt;sup>1</sup> f<sub>OUT</sub> = ADC input sample rate/DDC decimation ratio.

#### **HALF-BAND FILTERS**

The AD9680 offers four half-band filters to enable digital signal processing of the ADC converted data. These half-band filters are bypassable and can be individually selected.

#### **HB4 Filter**

The first decimate-by-2, half-band, low-pass FIR filter (HB4) uses an 11-tap, symmetrical, fixed-coefficient filter implementation, optimized for low power consumption. The HB4 filter is only used when complex outputs (decimate by 16) or real outputs (decimate by 8) are enabled; otherwise, the filter is bypassed. Table 18 and Figure 54 show the coefficients and response of the HB4 filter.

Table 18. HB4 Filter Coefficients

<b>HB4 Coefficient Number</b>	Decimal Coefficient (15-Bit)
C1, C11	99
C2, C10	0
C3, C9	-808
C4, C8	0
C5, C7	4805
C6	8192




Figure 54. HB4 Filter Response

#### HB3 Filter

The second decimate-by-2, half-band, low-pass, FIR filter (HB3) uses an 11-tap, symmetrical, fixed coefficient filter implementation, optimized for low power consumption. The HB3 filter is only used when complex outputs (decimate by 8 or 16) or real outputs (decimate by 4 or 8) are enabled, otherwise, the filter is bypassed. Table 19 and Figure 55 show the coefficients and response of the HB3 filter.

**Table 19. HB3 Filter Coefficients** 

<b>HB3 Coefficient Number</b>	Decimal Coefficient (18-Bit)
C1, C11	859
C2, C10	0
C3, C9	-6661
C4, C8	0
C5, C7	38570
C6	65536




Figure 55. HB3 Filter Response

#### **HB2** Filter

The third decimate-by-2, half-band, low-pass FIR filter (HB2) uses a 19-tap, symmetrical, fixed coefficient filter implementation that is optimized for low power consumption. The HB2 filter is only used when complex outputs (decimate by 4, 8, or 16) or real outputs (decimate by 2, 4, or 8) are enabled; otherwise, the filter is bypassed.

Table 20 and Figure 56 show the coefficients and response of the HB2 filter.

**Table 20. HB2 Filter Coefficients** 

HB2 Coefficient Number	Decimal Coefficient (19-Bit)
C1, C19	161
C2, C18	0
C3, C17	-1328
C4, C16	0
C5, C15	5814
C6, C14	0
C7, C13	-19272
C8, C12	0
C9, C11	80,160
C10	131,072




Figure 56. HB2 Filter Response

**Table 21. HB1 Filter Coefficients** 

Table 21. HB1 Filter Coefficients	
<b>HB1 Coefficient Number</b>	Decimal Coefficient (21-Bit)
C1, C55	-24
C2, C54	0
C3, C53	102
C4, C52	0
C5, C51	-302
C6, C50	0
C7, C49	730
C8, C48	0
C9, C47	-1544
C10, C46	0
C11, C45	2964
C12, C44	0
C13, C43	-5284
C14, C42	0
C15, C41	8903
C16, C40	0
C17, C39	-14,383
C18, C38	0
C19, C37	22,640
C20, C36	0
C21, C35	-35,476
C22, C34	0
C23, C33	57,468
C24, C32	0
C25, C31	-105,442
C26, C30	0
C27, C29	331,792
C28	524,288

#### HB1 Filter

The fourth and final decimate-by-2, half-band, low-pass FIR filter (HB1) uses a 55-tap, symmetrical, fixed coefficient filter implementation, optimized for low power consumption. The HB1 filter is always enabled and cannot be bypassed. Table 21 and Figure 57 show the coefficients and response of the HB1 filter.




Figure 57. HB1 Filter Response

#### **DDC GAIN STAGE**

Each DDC contains an independently controlled gain stage. The gain is selectable as either 0 dB or 6 dB. When mixing a real input signal down to baseband, it is recommended that the user enable the 6 dB of gain to recenter the dynamic range of the signal within the full scale of the output bits.

When mixing a complex input signal down to baseband, the mixer has already recentered the dynamic range of the signal within the full scale of the output bits and no additional gain is necessary. However, the optional 6 dB gain can be used to compensate for low signal strengths. The downsample by 2 portion of the HB1 FIR filter is bypassed when using the complex to real conversion stage (see Figure 58).

#### DDC COMPLEX—REAL CONVERSION

Each DDC contains an independently controlled complex to real conversion block. The complex to real conversion block reuses the last filter (HB1 FIR) in the filtering stage, along with an  $f_{\rm s}/4$  complex mixer to upconvert the signal.

After up converting the signal, the Q portion of the complex mixer is no longer needed and is dropped.

Figure 58 shows a simplified block diagram of the complex to real conversion.




Figure 58. Complex to Real Conversion Block

## **DDC EXAMPLE CONFIGURATIONS**

Table 22 describes the register settings for multiple DDC example configurations.

**Table 22. DDC Example Configurations** 

Chip Application Layer	Chip Decimation Ratio	DDC Input Type	DDC Output Type	Bandwidth Per DDC <sup>1</sup>	Number of Virtual Converters Required (M)	Register Settings <sup>2</sup>
One DDC	2	Complex	Complex	77% × f <sub>s</sub>	2	Register 0x200 = 0x01 (one DDC; I/Q selected) Register 0x201 = 0x01 (chip decimate by 2) Register 0x310 = 0x83 (complex mixer; 0 dB gain; variable IF; complex outputs; HB1 filter) Register 0x311 = 0x04 (DDC I input =
						ADC Channel A; DDC Q input = ADC Channel B) Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0
Two DDCs	4	Complex	Complex	38.5% × f <sub>s</sub>	4	Register 0x200 = 0x02 (two DDCs; I/Q selected) Register 0x201 = 0x02 (chip decimate by 4) Register 0x310, Register 0x330 = 0x80 (complex mixer; 0 dB gain; variable IF; complex outputs; HB2+HB1 filters) Register 0x311, Register 0x331 = 0x04 (DDC I input = ADC Channel A; DDC Q input = ADC Channel B) Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0 Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC 1
Two DDCs	4	Complex	Real	19.25% × f <sub>s</sub>	2	Register 0x200 = 0x22 (two DDCs; Q ignore selected) Register 0x201 = 0x02 (chip decimate by 4) Register 0x310, Register 0x330 = 0x89 (complex mixer; 0 dB gain; variable IF; real output; HB3 + HB2 + HB1 filters) Register 0x311, Register 0x331 = 0x04 (DDC I input = ADC Channel A; DDC Q input = ADC Channel B) Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0 Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC 1

Chip Application Layer	Chip Decimation Ratio	DDC Input Type	DDC Output Type	Bandwidth Per DDC <sup>1</sup>	Number of Virtual Converters Required (M)	Register Settings <sup>2</sup>
Two DDCs	4	Real	Real	19.25% × f <sub>s</sub>	2	Register 0x200 = 0x22 (two DDCs; Q ignore selected)
						Register 0x201 = 0x02 (chip decimate by 4)
						Register 0x310, Register 0x330 = 0x49 (real mixer; 6 dB gain; variable IF; real output; HB3+HB2+HB1 filters)
						Register 0x311 = 0x00 (DDC0   Input = ADC Channel A; DDC0 Q Input = ADC Channel A)
						Register 0x331 = 0x05 (DDC 1 I Input = ADC Channel B; DDC 1 Q Input = ADC Channel B)
						Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0
						Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC1
Two DDCs	4	Real	Complex	38.5% × f <sub>s</sub>	4	Register 0x200 = 0x02 (two DDCs; I/Q selected)
						Register 0x201 = 0x02 (chip decimate by 4)
						Register 0x310, Register 0x330 = 0x40 (real mixer; 6 dB gain; variable IF; complex output; HB2 + HB1 filters)
						Register 0x311 = 0x00 (DDC 0 I input = ADC Channel A; DDC 0 Q input = ADC Channel A)
						Register 0x331 = 0x05 (DDC 1 I input = ADC Channel B; DDC 1 Q input = ADC Channel B)
						Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0
						Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC 1
Four DDCs	8	Real	Complex	19.25% × f <sub>s</sub>	8	Register 0x200 = 0x03 (four DDCs; I/Q selected)
						Register 0x201 = 0x03 (chip decimate by 8)
						Register 0x310, Register 0x330, Register 0x350, Register 0x370 = 0x41 (real mixer; 6 dB gain; variable IF; complex output; HB3 + HB2 + HB1 filters)
						Register 0x311 = 0x00 (DDC 0 I input = ADC Channel A; DDC 0 Q input = ADC Channel A)
						Register 0x331 = 0x00 (DDC 1 I input = ADC Channel A; DDC 1 Q input = ADC Channel A)
						Register 0x351 = 0x05 (DDC 2 I input = ADC Channel B; DDC 2 Q input = ADC Channel B)

Chip	Chip		DDC		Number of Virtual	
Application Layer	Decimation Ratio	DDC Input Type	Output Type	Bandwidth Per DDC <sup>1</sup>	Converters Required (M)	Register Settings <sup>2</sup>
						Register 0x371 = 0x05 (DDC 3 I input = ADC Channel B; DDC 3 Q input = ADC Channel B)
						Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0
						Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC 1
						Register 0x354, Register 0x355, Register 0x360, Register 0x361 = FTW and POW set as required by application for DDC 2
						Register 0x374, Register 0x375, Register 0x380, Register 0x381 = FTW and POW set as required by application for DDC 3
Four DDCs	16	Real	Complex	9.625% × f <sub>s</sub>	8	Register 0x200 = 0x03 (four DDCs; I/Q selected)
						Register 0x201 = 0x04 (chip decimate by 16)
						Register 0x310, Register 0x330, Register 0x350, Register 0x370 = 0x42 (real mixer; 6 dB gain; variable IF; complex output; HB4 + HB3 + HB2 + HB1 filters)
						Register 0x311 = 0x00 (DDC 0 I input = ADC Channel A; DDC0 Q input = ADC Channel A)
						Register 0x331 = 0x00 (DDC 1 I input = ADC Channel A; DDC1 Q input = ADC Channel A)
						Register 0x351 = 0x05 (DDC 2 I input = ADC Channel B; DDC2 Q input = ADC Channel B)
						Register 0x371 = 0x05 (DDC 3 I input = ADC Channel B; DDC 3 Q input = ADC Channel B)
						Register 0x314, 0x315, 0x320, 0x321 = FTW and POW set as required by application for DDC 0
						Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC 1
						Register 0x354, Register 0x355, Register 0x360, Register 0x361 = FTW and POW set as required by application for DDC 2
						Register 0x374, Register 0x375, Register 0x380, Register 0x381 = FTW and POW set as required by application for DDC 3

<sup>&</sup>lt;sup>1</sup> fs = ADC sample rate. Bandwidths listed are <-0.001 dB of pass-band ripple and >100 dB of stop-band alias rejection. <sup>2</sup> The NCOs must be synchronized either through the SPI or through the SYSREF± pin after all writes to the FTW or POW registers have completed. This is necessary to ensure the proper operation of the NCO. See the NCO Synchronization section for more information.

# DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE

The AD9680 digital outputs are designed to the JEDEC standard JESD204B, serial interface for data converters. JESD204B is a protocol to link the AD9680 to a digital processing device over a serial interface with lane rates of up to 12.5 Gbps. The benefits of the JESD204B interface over LVDS include a reduction in required board area for data interface routing, and an ability to enable smaller packages for converter and logic devices.

## **JESD204B OVERVIEW**

The JESD204B data transmit block assembles the parallel data from the ADC into frames and uses 8B/10B encoding as well as optional scrambling to form serial output data. Lane synchronization is supported through the use of special control characters during the initial establishment of the link. Additional control characters are embedded in the data stream to maintain synchronization thereafter. A JESD204B receiver is required to complete the serial link. For additional details on the JESD204B interface, users are encouraged to refer to the JESD204B standard.

The AD9680 JESD204B data transmit block maps up to two physical ADCs or up to eight virtual converters (when DDCs are enabled) over a link. A link can be configured to use one, two, or four JESD204B lanes. The JESD204B specification refers to a number of parameters to define the link, and these parameters must match between the JESD204B transmitter (the AD9680 output) and the JESD204B receiver (the logic device input).

The JESD204B link is described according to the following parameters:

- L = number of lanes/converter device (lanes/link) (AD9680 value = 1, 2, or 4)
- M = number of converters/converter device (virtual converters/link)
   (AD9680 value = 1, 2, 4, or 8)
- $F = \frac{AD9680}{AD9680}$  value = 1, 2, 4, 8, or 16)
- N' = number of bits per sample (JESD204B word size)
   (AD9680 value = 8 or 16)
- N = converter resolution (AD9680 value = 7 to 16)

- CS = number of control bits/sample (AD9680 value = 0, 1, 2, or 3)
- K = number of frames per multiframe (AD9680 value = 4, 8, 12, 16, 20, 24, 28, or 32)
- S = samples transmitted/single converter/frame cycle (AD9680 value = set automatically based on L, M, F, and N')
- HD = high density mode (AD9680 = set automatically based on L, M, F, and N')
- CF = number of control words/frame clock cycle/converter device (AD9680 value = 0)

Figure 59 shows a simplified block diagram of the AD9680 JESD204B link. By default, the AD9680 is configured to use two converters and four lanes. Converter A data is output to SERDOUT0± and/or SERDOUT1±, and Converter B is output to SERDOUT2± and/or SERDOUT3±. The AD9680 allows other configurations such as combining the outputs of both converters onto a single lane, or changing the mapping of the A and B digital output paths. These modes are set up via a quick configuration register in the SPI register map, along with additional customizable options.

By default in the AD9680, the 14-bit converter word from each converter is broken into two octets (eight bits of data). Bit 13 (MSB) through Bit 6 are in the first octet. The second octet contains Bit 5 through Bit 0 (LSB) and two tail bits. The tail bits can be configured as zeros or a pseudorandom number sequence. The tail bits can also be replaced with control bits indicating overrange, SYSREF±, or fast detect output.

The two resulting octets can be scrambled. Scrambling is optional; however, it is recommended to avoid spectral peaks when transmitting similar digital data patterns. The scrambler uses a self-synchronizing, polynomial-based algorithm defined by the equation  $1 + x^{14} + x^{15}$ . The descrambler in the receiver is a self-synchronizing version of the scrambler polynomial.

The two octets are then encoded with an 8B/10B encoder. The 8B/10B encoder works by taking eight bits of data (an octet) and encoding them into a 10-bit symbol. Figure 60 shows how the 14-bit data is taken from the ADC, the tail bits are added, the two octets are scrambled, and how the octets are encoded into two 10-bit symbols. Figure 60 illustrates the default data format.




Figure 59. Transmit Link Simplified Block Diagram Showing Full Bandwidth Mode (Register 0x200 = 0x00)




Figure 61. Data Flow

## **FUNCTIONAL OVERVIEW**

The block diagram in Figure 61 shows the flow of data through the JESD204B hardware from the sample input to the physical output. The processing can be divided into layers that are derived from the open source initiative (OSI) model widely used to describe the abstraction layers of communications systems. These layers are the transport layer, data link layer, and physical layer (serializer and output driver).

## **Transport Layer**

The transport layer handles packing the data (consisting of samples and optional control bits) into JESD204B frames that are mapped to 8-bit octets. These octets are sent to the data link layer. The transport layer mapping is controlled by rules derived from the link parameters. Tail bits are added to fill gaps where required. The following equation can be used to determine the number of tail bits within a sample (JESD204B word):

$$T = N' - N - CS$$

## **Data Link Layer**

The data link layer is responsible for the low level functions of passing data across the link. These include optionally scrambling the data, inserting control characters for multichip synchronization/lane alignment/monitoring, and encoding 8-bit octets into 10-bit symbols. The data link layer is also responsible for sending the initial lane alignment sequence (ILAS), which contains the link configuration data used by the receiver to verify the settings in the transport layer.

### **Physical Layer**

The physical layer consists of the high speed circuitry clocked at the serial clock rate. In this layer, parallel data is converted into one, two, or four lanes of high speed differential serial data.

#### **JESD204B LINK ESTABLISHMENT**

The AD9680 JESD204B transmitter (Tx) interface operates in Subclass 1 as defined in the JEDEC Standard 204B (July 2011 specification). The link establishment process is divided into the following steps: code group synchronization and SYNCINB±, initial lane alignment sequence, and user data and error correction.

## Code Group Synchronization (CGS) and SYNCINB±

The CGS is the process by which the JESD204B receiver finds the boundaries between the 10-bit symbols in the stream of data. During the CGS phase, the JESD204B transmit block transmits /K28.5/ characters. The receiver must locate /K28.5/ characters in its input data stream using clock and data recovery (CDR) techniques.

The receiver issues a synchronization request by asserting the SYNCINB± pin of the AD9680 low. The JESD204B Tx then begins sending /K/ characters. Once the receiver has synchronized, it waits for the correct reception of at least four consecutive /K/ symbols. It then deasserts SYNCINB±. The AD9680 then transmits an ILAS on the following local multiframe clock (LMFC) boundary.

For more information on the code group synchronization phase, refer to the JEDEC Standard JESD204B, July 2011, Section 5.3.3.1.

The SYNCINB± pin operation can also be controlled by the SPI. The SYNCINB± signal is a differential LVDS mode signal by default, but it can also be driven single-ended. For more information on configuring the SYNCINB± pin operation, refer to Register 0x572.

## **Initial Lane Alignment Sequence (ILAS)**

The ILAS phase follows the CGS phase and begins on the next LMFC boundary. The ILAS consists of four mulitframes, with an /R/ character marking the beginning and an /A/ character marking the end. The ILAS begins by sending an /R/ character followed by 0 to 255 ramp data for one multiframe. On the second multiframe, the link configuration data is sent, starting with the third character. The second character is a /Q/ character to confirm that the link configuration data will follow. All undefined data slots are filled with ramp data. The ILAS sequence is never scrambled.

The ILAS sequence construction is shown in Figure 62. The four multiframes include the following:

- Multiframe 1. Begins with an /R/ character (/K28.0/) and ends with an /A/ character (/K28.3/).
- Multiframe 2. Begins with an /R/ character followed by a /Q/ (/K28.4/) character, followed by link configuration parameters over 14 configuration octets (see Table 23) and ends with an /A/ character. Many of the parameter values are of the value 1 notation.
- Multiframe 3. Begins with an /R/ character (/K28.0/) and ends with an /A/ character (/K28.3/).
- Multiframe 4. Begins with an /R/ character (/K28.0/) and ends with an /A/ character (/K28.3/).




Figure 62. Initial Lane Alignment Sequence

#### **User Data and Error Detection**

After the initial lane alignment sequence is complete, the user data is sent. Normally, within a frame, all characters are considered user data. However, to monitor the frame clock and multiframe clock synchronization, there is a mechanism for replacing characters with /F/ or /A/ alignment characters when the data meets certain conditions. These conditions are different for unscrambled and scrambled data. The scrambling operation is enabled by default, but it may be disabled using SPI.

For scrambled data, any 0xFC character at the end of a frame is replaced by an /F/, and any 0xFD character at the end of a multiframe is replaced with an /A/. The JESD204B receiver (Rx) checks for /F/ and /A/ characters in the received data stream and verifies that they only occur in the expected locations. If an unexpected /F/ or /A/ character is found, the receiver handles the situation by using dynamic realignment or asserting the SYNCINB± signal for more than four frames to initiate a resynchronization. For unscrambled data, if the final character of two subsequent frames is equal, the second character is

replaced with an /F/ if it is at the end of a frame, and an /A/ if it is at the end of a multiframe.

Insertion of alignment characters can be modified using SPI. The frame alignment character insertion (FACI) is enabled by default. More information on the link controls is available in the Memory Map section, Register 0x571.

## 8B/10B Encoder

The 8B/10B encoder converts 8-bit octets into 10-bit symbols and inserts control characters into the stream when needed. The control characters used in JESD204B are shown in Table 23. The 8B/10B encoding ensures that the signal is dc balanced by using the same number of ones and zeros across multiple symbols.

The 8B/10B interface has options that can be controlled via the SPI. These operations include bypass and invert. These options are intended to be troubleshooting tools for the verification of the digital front end (DFE). Refer to the Memory Map section, Register 0x572[2:1] for information on configuring the 8B/10B encoder.

Table 23. AD9680 Control Characters used in JESD204B

Abbreviation	Control Symbol	8-Bit Value	10-Bit Value, RD¹ = −1	10-Bit Value, RD <sup>1</sup> = +1	Description
/R/	/K28.0/	000 11100	001111 0100	110000 1011	Start of multiframe
/A/	/K28.3/	011 11100	001111 0011	110000 1100	Lane alignment
/Q/	/K28.4/	100 11100	001111 0100	110000 1101	Start of link configuration data
/K/	/K28.5/	101 11100	001111 1010	110000 0101	Group synchronization
/F/	/K28.7/	111 11100	001111 1000	110000 0111	Frame alignment

<sup>&</sup>lt;sup>1</sup> RD = running disparity.

## PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls

The AD9680 physical layer consists of drivers that are defined in the JEDEC Standard JESD204B, July 2011. The differential digital outputs are powered up by default. The drivers use a dynamic  $100~\Omega$  internal termination to reduce unwanted reflections.

Place a 100  $\Omega$  differential termination resistor at each receiver input to result in a nominal 300 mV p-p swing at the receiver (see Figure 63). Alternatively, single-ended 50  $\Omega$  termination can be used. When single-ended termination is used, the termination voltage is DRVDD/2. Otherwise, 0.1  $\mu F$  ac coupling capacitors can be used to terminate to any single-ended voltage.




Figure 63. AC-Coupled Digital Output Termination Example

The AD9680 digital outputs can interface with custom ASICs and FPGA receivers, providing superior switching performance in noisy environments. Single point-to-point network topologies are recommended with a single differential 100  $\Omega$  termination resistor placed as close to the receiver inputs as possible. The common mode of the digital output automatically biases itself to half the DRVDD supply of 1.2 V (V\_CM = 0.6 V). See Figure 64 for dc coupling the outputs to the receiver logic.




Figure 64. DC-Coupled Digital Output Termination Example

If there is no far-end receiver termination, or if there is poor differential trace routing, timing errors may result. To avoid such timing errors, it is recommended that the trace length be less than six inches, and that the differential output traces be close together and at equal lengths.


Figure 65 and Figure 66 show an example of the digital output data eye, time interval error (TIE) jitter histogram, and bathtub curve for one AD9680 lane running at 10 Gbps and 6 Gbps, respectively. The format of the output data is twos complement by default. To change the output data format, see the Memory Map section (Register 0x561 in Table 29).

## **De-Emphasis**

De-emphasis enables the receiver eye diagram mask to be met in conditions where the interconnect insertion loss does not meet the JESD204B specification. Use the de-emphasis feature only when the receiver is unable to recover the clock due to excessive insertion loss. Under normal conditions, it is disabled to conserve power. Additionally, enabling and setting too high a de-emphasis value on a short link may cause the receiver eye diagram to fail. Use the de-emphasis setting with caution because it may increase electromagnetic interference (EMI). See the Memory Map section (Register 0x5C1 to Register 0x5C5 in Table 29) for more details.

## Phase-Locked Loop

The phase-locked loop (PLL) is used to generate the serializer clock, which operates at the JESD204B lane rate. The status of the PLL lock can be checked in the PLL locked status bit (Register 0x56F, Bit 7). This read only bit lets the user know if the PLL has achieved a lock for the specific setup. The JESD204B lane rate control, Bit 4 of Register 0x56E, must be set to correspond with the lane rate.






Figure 66. Digital Outputs Data Eye, Histogram, and Bathtub Curve; External 100  $\Omega$  Terminations at 6 Gbps

## **JESD204B Tx CONVERTER MAPPING**

To support the different chip operating modes, the AD9680 design treats each sample stream (real or I/Q) as originating from separate virtual converters. The I/Q samples are always mapped in pairs with the I samples mapped to the first virtual converter and the Q samples mapped to the second virtual converter. With this transport layer mapping, the number of virtual converters are the same whether

- A single real converter is used along with a digital downconverter block producing I/Q outputs, or
- An analog downconversion is used with two real converters producing I/Q outputs.

Figure 67 shows a block diagram of the two scenarios described for I/Q transport layer mapping.

The JESD204B Tx block for AD9680 supports up to four DDC blocks. Each DDC block outputs either two sample streams (I/Q) for the complex data components (real + imaginary), or one sample stream for real (I) data. The JESD204B interface can be configured to use up to eight virtual converters depending on the DDC configuration. Figure 68 shows the virtual converters and their relationship to the DDC outputs when complex outputs are used. Table 24 shows the virtual converter mapping for each chip operating mode when channel swapping is disabled.




Figure 68. DDCs and Virtual Converter Mapping

**Table 24. Virtual Converter Mapping** 

	Chip				٧	irtual Conve	erter Mappi	ng		
Number of Virtual Converters Supported	Operating Mode (0x200 [1:0])	Chip Q Ignore (0x200, Bit 5)	0	1	2	3	4	5	6	7
1 to 2	Full bandwidth mode (0x0)	Real or complex (0x0)	ADC A samples	ADC B samples	Unused	Unused	Unused	Unused	Unused	Unused
1	One DDC mode (0x1)	Real (I only) (0x1)	DDC 0 I samples	Unused	Unused	Unused	Unused	Unused	Unused	Unused
2	One DDC mode (0x1)	Complex (I/Q) (0x0)	DDC 0 I samples	DDC 0 Q samples	Unused	Unused	Unused	Unused	Unused	Unused
2	Two DDC mode (0x2)	Real (I Only) (0x1)	DDC 0 I samples	DDC 1 I samples	Unused	Unused	Unused	Unused	Unused	Unused
4	Two DDC mode (0x2)	Complex (I/Q) (0x0)	DDC 0 I samples	DDC 0 Q samples	DDC 1 I samples	DDC 1 Q samples	Unused	Unused	Unused	Unused
4	Four DDC mode (0x3)	Real (I Only) (0x1)	DDC 0 I samples	DDC 1 I samples	DDC 2 I samples	DDC 3 I samples	Unused	Unused	Unused	Unused
8	Four DDC mode (0x3)	Complex (I/Q) (0x0)	DDC 0 I samples	DDC 0 Q samples	DDC 1 I samples	DDC 1 Q samples	DDC 2 I samples	DDC 2 Q samples	DDC 3 I samples	DDC 3 Q samples

### **CONFIGURING THE JESD204B LINK**

The AD9680 has one JESD204B link. The device offers an easy way to set up the JESD204B link through the JESD04B quick configuration register (Register 0x570). The serial outputs (SERDOUT0± to SERDOUT3±) are considered to be part of one JESD204B link. The basic parameters that determine the link setup are

- Number of lanes per link (L)
- Number of converters per link (M)
- Number of octets per frame (F)

If the internal DDCs are used for on-chip digital processing, M represents the number of virtual converters. The virtual converter mapping setup is shown in Figure 68.

The maximum lane rate allowed by the JESD204B specification is 12.5 Gbps. The lane line rate is related to the JESD204B parameters using the following equation:

$$LaneLineRate = \frac{M \times N' \times \left(\frac{10}{8}\right) \times f_{OUT}}{L}$$

where:

$$f_{OUT} = \frac{f_{ADC\_CLOCK}}{DecimationRatio}$$

The decimation ratio (DCM) is the parameter programmed in to Register 0x201.

The following steps can be used to configure the output:

- 1. Power down the link.
- 2. Select quick configuration options.
- 3. Configure detailed options
- 4. Set output lane mapping (optional).
- 5. Set additional driver configuration options (optional).
- 6. Power up the link.

If the lane line rate calculated is less than 6.25 Gbps, select the low line rate option. This is done by programming a value of 0x10 to Register 0x56E.

Table 25 and Table 26 show the JESD204B output configurations supported for both N'=16 and N'=8 for a given number of virtual converters. Care must be taken to ensure that the serial line rate for a given configuration is within the supported range of 3.125 Gbps to 12.5 Gbps.

Table 25. JESD204B Output Configurations for N'=16

Number of Virtual					J	ESD2	04B Tra	nsport La	yer Se	ettings <sup>2</sup>	
Converters Supported (Same Value as M)	JESD204B Quick Configuration (0x570)	JESD204B Serial Line Rate <sup>1</sup>	L	м	F	s	HD	N	N'	cs	K <sup>3</sup>
1	0x01	20 × f <sub>out</sub>	1	1	2	1	0	8 to 16	16	0 to 3	Only valid K
	0x40	$10 \times f_{OUT}$	2	1	1	1	1	8 to 16	16	0 to 3	values that
	0x41	10 × f <sub>o∪T</sub>	2	1	2	2	0	8 to 16	16	0 to 3	are divisible
	0x80	$5 \times f_{OUT}$	4	1	1	2	1	8 to 16	16	0 to 3	by 4 are supported
	0x81	5 × f <sub>OUT</sub>	4	1	2	4	0	8 to 16	16	0 to 3	зарропса
2	0x0A	40 × f <sub>out</sub>	1	2	4	1	0	8 to 16	16	0 to 3	
	0x49	$20 \times f_{\text{OUT}}$	2	2	2	1	0	8 to 16	16	0 to 3	
	0x88	$10 \times f_{\text{OUT}}$	4	2	1	1	1	8 to 16	16	0 to 3	
	0x89	$10 \times f_{OUT}$	4	2	2	2	0	8 to 16	16	0 to 3	
4	0x13	80 × f <sub>out</sub>	1	4	8	1	0	8 to 16	16	0 to 3	
	0x52	$40 \times f_{OUT}$	2	4	4	1	0	8 to 16	16	0 to 3	
	0x91	$20 \times f_{\text{OUT}}$	4	4	2	1	0	8 to 16	16	0 to 3	
8	0x1C	160 × f <sub>оит</sub>	1	8	16	1	0	8 to 16	16	0 to 3	1
	0x5B	$80 \times f_{\text{OUT}}$	2	8	8	1	0	8 to 16	16	0 to 3	
	0x9A	$40 \times f_{\text{OUT}}$	4	8	4	1	0	8 to 16	16	0 to 3	

 $<sup>^1</sup>$  f<sub>OUT</sub> = output sample rate = ADC sample rate/chip decimation ratio. The JESD204B serial line rate must be ≥3125 Mbps and ≤12,500 Mbps; when the serial line rate is ≤12.5 Gbps and ≥ 6.25 Gbps, the low line rate mode must be disabled (set Bit 4 to 0x0 in 0x56E). When the serial line rate is <6.25 Gbps and ≥3.125 Gbps, the low line rate mode must be enabled (set Bit 4 to 0x1 in 0x56E).

<sup>&</sup>lt;sup>2</sup> JESD204B transport layer descriptions are as described in the JESD204B Overview section.

<sup>&</sup>lt;sup>3</sup> For F = 1, K = 20, 24, 28, and 32. For F = 2, K = 12, 16, 20, 24, 28, and 32. For F = 4, K = 8, 12, 16, 20, 24, 28, and 32. For 10 F = 8 and 10 F = 16, 10 F = 16,

Table 26. JESD204B Output Configurations for N'=8

Number of Virtual	JESD204B Quick				J	ESD2	204B Tr	ansport	Layer S	Settings <sup>2</sup>	2
Converters Supported (Same Value as M)	Configuration (0x570)	Serial Line Rate <sup>1</sup>	L	М	F	s	HD	N	N'	cs	<b>K</b> ³
1	0x00	10 × f <sub>o∪T</sub>	1	1	1	1	0	7 to 8	8	0 to 1	Only valid K
	0x01	$10 \times f_{OUT}$	1	1	2	2	0	7 to 8	8	0 to 1	values which
	0x40	$5 \times f_{OUT}$	2	1	1	2	0	7 to 8	8	0 to 1	are divisible by 4 are
	0x41	$5 \times f_{OUT}$	2	1	2	4	0	7 to 8	8	0 to 1	supported
	0x42	$5 \times f_{OUT}$	2	1	4	8	0	7 to 8	8	0 to 1	
	0x80	2.5 × f <sub>o∪T</sub>	4	1	1	4	0	7 to 8	8	0 to 1	
	0x81	2.5 × f <sub>o∪T</sub>	4	1	2	8	0	7 to 8	8	0 to 1	
2	0x09	$20 \times f_{OUT}$	1	2	2	1	0	7 to 8	8	0 to 1	
	0x48	10 × f <sub>o∪T</sub>	2	2	1	1	0	7 to 8	8	0 to 1	
	0x49	10 × f <sub>o∪T</sub>	2	2	2	2	0	7 to 8	8	0 to 1	
	0x88	$5 \times f_{OUT}$	4	2	1	2	0	7 to 8	8	0 to 1	
	0x89	5 × f <sub>OUT</sub>	4	2	2	4	0	7 to 8	8	0 to 1	
	0x8A	$5 \times f_{OUT}$	4	2	4	8	0	7 to 8	8	0 to 1	

¹  $f_{OUT}$  = output sample rate = ADC sample rate/chip decimation ratio. The JESD204B serial line rate must be ≥3125 Mbps and ≤12,500 Mbps; when the serial line rate is ≤12.5 Gbps and ≥6.25 Gbps, the low line rate mode must be disabled (set Bit 4 to 0x0 in Register 0x56E). When the serial line rate is <6.25 Gbps and ≥3.125 Gbps, the low line rate mode must be enabled (set Bit 4 to 0x1 in Register 0x56E).

See the Example 1: Full Bandwidth Mode section and the Example 2: ADC with DDC Option (Two ADCs Plus Four DDCs) section for two examples describing which JESD204B transport layer settings are valid for a given chip mode.

## **Example 1: Full Bandwidth Mode**

Chip application mode = full bandwidth mode (see Figure 69).

- Two 14-bit converters at 1000 MSPS
- Full bandwidth application layer mode
- No decimation

JESD204B output configuration:

- Two virtual converters required (see Table 25)
- Output sample rate  $(f_{OUT}) = 1000/1 = 1000 \text{ MSPS}$

JESD204B supported output configurations (see Table 25) include:

- N' = 16 bits
- N = 14 bits
- L = 4, M = 2, and F = 1, or L = 4, M = 2, and F = 2 (quick configuration = 0x80 or 0x81)
- CS = 0 to 2
- K = 32
- Output serial line rate = 10 Gbps per lane, low line rate mode disabled




Figure 69. Full Bandwidth Mode

## Example 2: ADC with DDC Option (Two ADCs Plus Four DDCs )

Chip application mode = four-DDC mode. (see Figure 70).

- Two 14-bit converters at 1MSPS
- Four DDC application layer mode with complex outputs (I/O)
- Chip decimation ratio = 16
- DDC decimation ratio = 16 (see Table 14).

JESD204B output configuration:

- Virtual converters required = 8 (see Table 25)
- Output sample rate  $(f_{OUT}) = 1000/16 = 62.5 \text{ MSPS}$

<sup>&</sup>lt;sup>2</sup> JESD204B transport layer descriptions are as described in the JESD204B Overview section.

<sup>&</sup>lt;sup>3</sup> For F = 1, K = 20, 24, 28, and 32. For F = 2, K = 12, 16, 20, 24, 28, and 32. For F = 4, K = 8, 12, 16, 20, 24, 28, and 32. For F = 8 and F = 16, K = 4, 8, 12, 16, 20, 24, 28, and 32.

JESD204B supported output configurations (see Table 25):

- N' = 16 bits
- N = 14 bits
- L = 1, M = 8, and F = 16, or L = 2, M = 8, and F = 8 (quick configuration = 0x1C or 0x5B)
- CS = 0 to 1
- K = 32

• Output serial line rate = 10 Gbps per lane (L = 1) or 5 Gbps per lane (L = 2)

For L = 1, low line rate mode is disabled. For L = 2, low line rate mode is enabled.

Example 2 shows the flexibility in the digital and lane configurations for the AD9680. The sample rate is 1 GSPS, but the outputs are all combined in either one or two lanes, depending on the I/O speed capability of the receiving device.




Figure 70. Two ADC Plus Four DDC Mode

## SERIAL PORT INTERFACE

The AD9680 SPI allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. The SPI gives the user added flexibility and customization, depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields. These fields are documented in the Memory Map section. For detailed operational information, see the Serial Control Interface Standard (Rev. 1.0).

## **CONFIGURATION USING THE SPI**

Three pins define the SPI of this ADC: the SCLK pin, the SDIO pin, and the CSB pin (see Table 27). The SCLK (serial clock) pin is used to synchronize the read and write data presented from/to the ADC. The SDIO (serial data input/output) pin is a dual-purpose pin that allows data to be sent and read from the internal ADC memory map registers. The CSB (chip select bar) pin is an active low control that enables or disables the read and write cycles.

**Table 27. Serial Port Interface Pins** 

Pin	Function
SCLK	Serial clock. The serial shift clock input, which is used to synchronize serial interface, reads, and writes.
SDIO	Serial data input/output. A dual-purpose pin that typically serves as an input or an output, depending on the instruction being sent and the relative position in the timing frame.
CSB	Chip select bar. An active low control that gates the read and write cycles.

The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in Figure 4 and Table 5.

Other modes involving the CSB are available. The CSB can be held low indefinitely, which permanently enables the device; this is called streaming. The CSB can stall high between bytes to allow for additional external timing. When CSB is tied high, SPI functions are placed in a high impedance mode. This mode turns on any SPI pin secondary functions.

All data is composed of 8-bit words. The first bit of each individual byte of serial data indicates whether a read or write

command is issued. This allows the SDIO pin to change direction from an input to an output.

In addition to word length, the instruction phase determines whether the serial frame is a read or write operation, allowing the serial port to be used both to program the chip and to read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the SDIO pin to change direction from an input to an output at the appropriate point in the serial frame.

Data can be sent in MSB first mode or in LSB first mode. MSB first is the default on power-up and can be changed via the SPI port configuration register. For more information about this and other features, see the Serial Control Interface Standard (Rev. 1.0).

#### HARDWARE INTERFACE

The pins described in Table 27 comprise the physical interface between the user programming device and the serial port of the AD9680. The SCLK pin and the CSB pin function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.

The SPI interface is flexible enough to be controlled by either FPGAs or microcontrollers. One method for SPI configuration is described in detail in the AN-812 Application Note, *Microcontroller-Based Serial Port Interface (SPI) Boot Circuit*.

Do not activate the SPI port during periods when the full dynamic performance of the converter is required. Because the SCLK signal, the CSB signal, and the SDIO signal are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the AD9680 to prevent these signals from transitioning at the converter inputs during critical sampling periods.

## **SPI ACCESSIBLE FEATURES**

Table 28 provides a brief description of the general features that are accessible via the SPI. These features are described in detail in the Serial Control Interface Standard (Rev. 1.0). The AD9680 device-specific features are described in the Memory Map section.

Table 28. Features Accessible Using the SPI

Feature Name	Description
Mode	Allows the user to set either power-down mode or standby mode.
Clock	Allows the user to access the clock divider via the SPI.
DDC	Allows the user to set up decimation filters for different applications.
Test Input/Output	Allows the user to set test modes to have known data on output bits.
Output Mode	Allows the user to set up outputs.
SERDES Output Setup	Allows the user to vary SERDES settings such as swing and emphasis.

## MEMORY MAP

## **READING THE MEMORY MAP REGISTER TABLE**

Each row in the memory map register table has eight bit locations. The memory map is divided into four sections: the Analog Devices SPI registers (Register 0x000 to Register 0x00D), the ADC function registers (Register 0x015 to Register 0x24C), The DDC function registers (Register 0x300 to Register 0x387), and the digital outputs and test modes registers (Register 0x550 to Register 0x5C5).

Table 29 (see the Memory Map section) documents the default hexadecimal value for each hexadecimal address shown. The column with the heading Bit 7 (MSB) is the start of the default hexadecimal value given. For example, Address 0x561, the output mode register, has a hexadecimal default value of 0x01. This means that Bit 0=1, and the remaining bits are 0x. This setting is the default output format value, which is twos complement. For more information on this function and others, see the Table 29.

## **Open and Reserved Locations**

All address and bit locations that are not included in Table 29 are not currently supported for this device. Write unused bits of a valid address location with 0s unless the default value is set otherwise. Writing to these locations is required only when part of an address location is unassigned (for example, Address 0x561). If the entire address location is open (for example, Address 0x13), do not write to this address location.

#### **Default Values**

After the AD9680 is reset, critical registers are loaded with default values. The default values for the registers are given in the memory map register table, Table 29.

## **Logic Levels**

An explanation of logic level terminology follows:

- "Bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit."
- "Clear a bit" is synonymous with "bit is set to Logic 0" or "writing Logic 0 for the bit."
- X denotes a don't care bit.

## **Channel-Specific Registers**

Some channel setup functions, such as the input termination (Register 0x016), can be programmed to a different value for each channel. In these cases, channel address locations are internally duplicated for each channel. These registers and bits are designated in Table 29 as local. These local registers and bits can be accessed by setting the appropriate Channel A or Channel B bits in Register 0x008. If both bits are set, the subsequent write affects the registers of both channels. In a read cycle, set only Channel A or Channel B to read one of the two registers. If both bits are set during an SPI read cycle, the device returns the value for Channel A. Registers and bits designated as global in Table 29 affect the entire device and the channel features for which independent settings are not allowed between channels. The settings in Register 0x005 do not affect the global registers and bits.

### **SPI Soft Reset**

After issuing a soft reset by programming 0x81 to Register 0x000, the AD9680 requires 5 ms to recover. When programming the AD9680 for application setup, ensure that an adequate delay is programmed into the firmware after asserting the soft reset and before starting the device setup.

## **MEMORY MAP REGISTER TABLE**

All address locations that are not included in Table 29 are not currently supported for this device and should not be written.

Table 29. Memory Map Registers

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
	Devices SPI Regist		ı		1			ı		I	I
0x000	INTERFACE _CONFIG_ A	Soft reset (self clearing)	LSB first 0 = MSB 1 = LSB	Address ascension	0	0	Address ascension	LSB first 0 = MSB 1 = LSB	Soft reset (self clearing)	0x00	
0x001	INTERFACE _CONFIG_ B	Single instruction	0	0	0	0	0	Datapath soft reset (self clearing)	0	0x00	
0x002	DEVICE_ CONFIG (local)	0	0	0	0	0	0	10 = s	al operation standby wer-down	0x00	
0x003	CHIP_TYPE						011 = high	speed ADC		0x03	Read only
0x004	CHIP_ID (low byte)	1	1	0	0	0	1	0	1	0xC5	Read only
0x005	CHIP_ID (high byte)	0	0	0	0	0	0	0	0	0x00	Read only
0x006	CHIP_ GRADE	1	0	1	0	X	X	X	Х	0xAX	Read only
0x008	Device index	0	0	0	0	0	0	Channel B	Channel A	0x03	
0x00A	Scratch pad	0	0	0	0	0	0	0	0	0x00	
0x00B	SPI revision	0	0	0	0	0	0	0	1	0x01	
0x00C	Vendor ID (low byte)	0	1	0	1	0	1	1	0	0x56	Read only
0x00D	Vendor ID (high byte)	0	0	0	0	0	1	0	0	0x04	Read only
ADC Fun	ction Registers	•				-			•		
0x015	Analog Input (local)	0	0	0	0	0	0	0	Input disable 0 = normal operation 1 = input disabled	0x00	
0x016	Input termination (local)	Ana	000 000 001	fferential termin $\Omega = 400 \Omega$ $1 = 200 \Omega$ $\Omega = 100 \Omega$ $0 = 50 \Omega$	nation	1	1	0	0	0x0C	
0x018	Input buffer current control (local)		0001 = 0010 = 0011 = 0100 = 0101 =	buffer current 1.5× buffer cur 2.0× buffer cur 2.5× buffer cur 3.0× buffer cur 3.5× buffer cur 8.5× buffer cur	rent rent rent rent rent	0	0	0	0	0x04	
0x024	V_1P0 control	0	0	0	0	0	0	0	1.0 V reference select 0 = internal 1 = external	0x00	

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
0x025	Input full- scale range (local)	0	0	0	0	Dit 3	Full-sca 0000 : 1000 : 1001 : 1010 = 1.7	ale adjust = 1.94 V = 1.46 V = 1.58 V 0 V (default) = 1.82 V	Dit o (ESB)	0x0A	V p-p Differ- ential; use in con- junc- tion with 0x030
0x028	Temp- erature diode	0	0	0	0	0	0	0	Diode selection 0 = no diode selected 1 = temper- ature diode selected	0x00	Used in conjunction with 0x040
0x030	Input full- scale control (local)	0	0	0	10 = 1.82	e control to 1.94 V to 1.70 V	0	0	0	0x18	Used in conjunction with 0x025
0x03F	PDWN/ STBY pin control (local)	0 = PDWN/ STBY enabled 1 = disabled	0	0	0	0	0	0	0	0x00	Used in conjunction with 0x040
0x040	Chip pin control	PDWN/STB 00 = pow 01 = st 10 = di	ver down andby	000 = 001 = JE 010 = JESD2	st Detect B (FD Fast Detect B o ESD204B LMFC 04B internal SY 111 = disabled	utput output	000 = 001 = J 010 = JE	st Detect A (FI Fast Detect A ESD204B LMF ESD204B interroutput etemperature 111 = disable	output C output nal SYNC~	0x3F	
0x10B	Clock divider	0	0	0	0	0	(	00 = divide by 001 = divide by 011 = divide by 111 = divide by	y 2 y 4	0x00	
0x10C	Clock divider phase (local)	0	0	0	0	000 000 001 001 010	clock divide 00 = 0 input cl $01 = \frac{1}{2}$ input cl 00 = 1 input cl $01 = \frac{1}{2}$ input cl $01 = \frac{1}{2}$ input cl $01 = \frac{1}{2}$ input cl	Channel A and rephase offset ock cycles delected cycles delect	ayed ayed ayed layed ayed layed	0x00	
0x11C	Clock status	0	0	0	0	0	0	0	0 = no input clock detected 1 = input clock detected	Read only	

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Note s
0x120	SYSREF± Control 1	0	SYSREF± flag reset 0 = normal operat- ion 1 = flags held in reset	0	SYSREF± transition select 0 = low to high 1 = high to low	CLK± edge select 0 = rising 1 = falling	SYSREF± mode select 00 = disabled 01 = continuous 10 = N shot		0x00		
0x121	SYSREF± Control 2	0	0	0	0	0001 = i	SYSREF N-shot ignore counter select 0000 = next SYSREF± Only 0001 = ignore the first SYSREF± transitions 10 = ignore the first two SYSREF± transitions 11 = ignore the first 16 SYSREF± transitions				Mode select (Reg 0x120 Bits [2:1]) must be N- shot
0x129	SYSREF± and clock divider status	0	0	0	0	0001 = 0010 = 00' 01 010	Clock divider phase when SYSREF± was captured 0000 = in-phase  0001 = SYSREF± is ½ cycle delayed from clock  0010 = SYSREF± is 1 cycle delayed from clock  0011 = 1½ input clock cycles delayed  0100 = 2 input clock cycles delayed  0101 = 2½ input clock cycles delayed   1111 = 7½ input clock cycles delayed				
0x12A	SYSREF± counter		S	/SREF counter,	Bits[7:0] increm	ents when a	SYSREF± is caր	otured		Read only	
0x200	Chip application mode	0	0	Chip Q ignore 0 = normal (I/Q) 1 = ignore (I – only)	0	0	0 Chip operating mode 00 = full bandwidth mode 01 = DDC 0 on 10 = DDC 0 and DDC 1 on 11 = DDC 0, DDC 1, DDC 2, and DDC 3 on			0x00	
0x201	Chip decimation ratio	0	0	0	0	0	000 = full 9 00 01 01	io select ecimate = 1) by 2 by 4 by 8 by 16	0x00		
0x228	Customer offset		Of	fset adjust in LS	Bs from +127 t	o –128 (twos			•	0x00	
0x245	Fast detect (FD) control (local)	0	0	0	0	Force FD_A/ FD_B pins; 0 = normal func- tion; 1 = force to value	Force value of FD_A/ FD_B pins if force pins is true, this value is output on FD pins	0	Enable fast detect output	0x00	
0x247	FD upper threshold LSB (local)		•	Fa	st detect upper	threshold, Bi		1		0x00	
0x248	FD upper threshold MSB (local)	0	0	0		Fast detect upper threshold, Bits[12:8]					
0x249	FD lower threshold LSB (local)			Fa	st detect lower	threshold, Bit	ts[7:0]			0x00	

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
0x24A	FD lower threshold MSB (local)	0	0	0		Fast detect	lower thresho	ld, Bits[12:8]	,	0x00	
0x24B	FD dwell time LSB (local)				Fast detect dw	ell time, Bits[7	:0]			0x00	
0x24C	FD dwell time MSB (local)				Fast detect dwe	ell time, Bits[15	5:8]			0x00	
	ction Registers (	See the Digita	al Downconv	erter Section)	_		_				
0x300	DDC synch control	0	0	0	DDC NCO soft reset 0 = normal operation 1 = reset	0	0	(triggered 00 = 0 01 = co	ization mode by SYSREF±) disabled ontinuous : 1-shot		
0x310	DDC 0 control	Mixer select 0 = real mixer 1 = complex mixer	Gain select 0 = 0 dB gain 1 = 6 dB gain	$\begin{array}{c} \text{frequen} \\ 00 = \text{varial} \\ (\text{mixers and I} \\ 01 = 0 \text{ Hz IF} \\ \text{bypassed,} \\ 10 = f_{\text{ADC}}/4 \text{ do} \\ \text{mc} \\ 11 = \text{test n} \\ \text{inputs for} \end{array}$	rmediate cy) mode ble IF mode NCO enabled) mode (mixer ICO disabled) Hz IF mode wn-mixing ode) node (mixer ced to +FS, nabled)	Complex to real enable 0 = Disabled 1 = Enabled	0	(complex— 11 = dec 00 = dec 01 = dec 10 = deci (complex— 11 = dec 00 = dec 01 = dec	on rate select -real enabled) cimate by 2 cimate by 4 cimate by 8 imate by 16 -real disabled) cimate by 1 cimate by 2 cimate by 2 cimate by 4 cimate by 8	0x00	
0x311	DDC 0 input selection	0	0	0	0	0	Q input select 0 = Ch A 1 = Ch B	0	I input select 0 = Ch A 1 = Ch B	0x00	Refer to the DDC sec- tion
0x314	DDC 0 frequency LSB		1	DE	OC 0 NCO freque twos cor	ency value, Bit mplement	:s[7:0]			0x00	
0x315	DDC0 frequency MSB	Х	X	X	X	DDC	0 NCO freque twos cor	ency value, Bit mplement	s[11:8]	0x00	
0x0320	DDC 0 phase LSB			I	DDC 0 NCO pha twos cor	se value, Bits[ nplement	7:0]			0x00	
0x321	DDC 0 phase MSB	Х	Х	Х	Х	DI	DC 0 NCO pha twos cor	se value, Bits[ mplement	11:8]	0x00	
0x327	DDC 0 output test mode selection	0	0	0	0	0	Q output test mode enable 0 = disabled 1 = enabled from Channel B	0	I output test mode enable 0 = disabled 1 = enabled from Channel A	0x00	Refer to the DDC sec- tion
0x330	DDC 1 control	Mixer select 0 = real mixer 1 = complex mixer	Gain select 0 = 0 dB gain 1 = 6 dB gain	frequen 00 = varial (mixers and I 01 = 0 Hz IF bypassed, N 10 = f <sub>ADC</sub> /4 (f <sub>ADC</sub> /4 down 11 = test n inputs forced	rmediate cy) mode ble IF mode NCO enabled) mode(mixer ICO disabled) Hz IF mode mixing mode) node (mixer d to +FS, NCO bled)	Complex to real enable 0 = disabled 1 = enabled	0	(complex— 11 = dec 00 = dec 01 = dec 10 = deci (complex— 11 = dec 00 = dec 01 = dec	on rate select -real enabled) cimate by 2 cimate by 4 cimate by 8 imate by 16 -real disabled) cimate by 1 cimate by 2 cimate by 2 cimate by 4 cimate by 8	0x00	

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
0x331	DDC 1 input selection	0	0	0	0	0	Q input select 0 = Ch A 1 = Ch B	0	l input select 0 = Ch A 1 = Ch B	0x00	Refer to the DDC sec- tion
0x334	DDC 1 frequency LSB			DD	DC 1 NCO freque twos con	ency value, Bi mplement	its[7:0]		1	0x00	
0x335	DDC 1 frequency MSB	Х	X	X	X	DD	C 1 NCO freque twos co	ency value, Bit mplement	s[11:8]	0x00	
0x340	DDC 1 phase LSB		•	[	DDC 1 NCO pha twos coi	se value, Bits nplement	[7:0]			0x00	
0x341	DDC 1 phase MSB	Х	Х	Х	Х		DC 1 NCO pha twos co	se value, Bits[ mplement	11:8]	0x00	
0x347	DDC 1 output test mode selection	0	0	0	0	0	Q output test mode enable 0 = disabled 1 = enabled from Ch B	0	l output test mode enable 0 = disabled 1 = enabled from Ch A	0x00	Refer to the DDC sec- tion
0x350	DDC 2 control	Mixer select 0 = real mixer 1 = complex mixer	Gain select 0 = 0 dB gain 1 = 6 dB gain	frequent 00 = varials (mixers and I 01 = 0 Hz IF bypassed, 10 = f <sub>ADC</sub> /4 (f <sub>ADC</sub> /4 do mo 11 = test m inputs forced	mediate cy) mode ble IF mode NCO enabled) mode(mixer ICO disabled) Hz IF mode wn-mixing ode) node (mixer d to +FS, NCO bled)	Complex to real enable 0 = disabled 1 = enabled	0	(complex— 11 = dec 00 = dec 01 = dec 10 = deci (complex— 11 = dec 00 = dec 01 = dec	on rate select -real enabled) cimate by 2 cimate by 4 cimate by 8 imate by 16 -real disabled) cimate by 1 cimate by 2 cimate by 2 cimate by 8	0x00	
0x351	DDC 2 input selection	0	0	0	0	0	Q input select 0 = Ch A 1 = Ch B	0	I input select 0 = Ch A 1 = Ch B	0x00	Refer to the DDC sec- tion
0x354	DDC 2 frequency LSB			DD	DC 2 NCO freque twos con	ency value, Bi mplement	its[7:0]			0x00	
0x355	DDC2 frequency MSB	Х	X	X	X	DD	C 2 NCO freque twos co	ency value, Bit mplement	s[11:8]	0x00	
0x360	DDC 2 phase LSB			[	DDC 2 NCO pha twos coi	se value, Bits nplement	[7:0]			0x00	
0x361	DDC 2 phase MSB	Х	Х	Х	X	D	DC 2 NCO pha twos co	se value, Bits[ mplement	11:8]	0x00	
0x367	DDC 2 output test mode selection	0	0	0	0	0	Q output test mode enable 0 = disabled 1 = enabled from Ch. B	0	I output test mode enable 0 = disabled 1 = enabled from Ch. A	0x00	Refer to the DDC sec- tion

Reg Addr	Register	Bit 7	Dia c	Dia 5	Die 4	D:4 2	Dia 2	D:4 1	Bit O (I CD)	Defects	NI-4
( <b>Hex</b> ) 0x370	DDC 3 control	(MSB)  Mixer select 0 = real mixer 1 = complex mixer	Gain select 0 = 0 db gain 1 = 6 db gain	frequence 00 = variate (mixers and N 01 = 0 Hz IF bypassed, N 10 = f <sub>aDC</sub> /4 (f <sub>aDC</sub> /4 downr 11 = test m inputs force	mediate cy) mode ble IF mode NCO enabled) mode(mixer CO disabled) Hz IF mode mixing mode) node (mixer ced to +FS, nabled)	Bit 3  Complex to real enable 0 = disabled 1 = enabled	<b>Bit 2</b> 0	(complex— 11 = dec 00 = dec 01 = dec 10 = deci (complex— 11 = dec 00 = dec 01 = dec	nrate select real enabled) cimate by 2 cimate by 4 cimate by 8 imate by 16 real disabled) cimate by 1 cimate by 2 cimate by 4 cimate by 8	0x00	Note
0x371	DDC 3 input selection	0	0	0	0	0	Q input select 0 = Ch A 1 = Ch B	0	l input select 0 = Ch A 1 = Ch B	0x00	Refer to the DDC sec- tion
0x374	DDC 3 frequency LSB			DD	OC 3 NCO freque twos cor	ency value, Bit mplement	rs[7:0]		1	0x00	
0x375	DDC 3 frequency MSB	Х	X	X	X	DDC	3 NCO freque twos cor	ency value, Bit mplement	s[11:8]	0x00	
0x380	DDC3 phase LSB			С	DDC 3 NCO pha twos cor	se value, Bits[7 nplement	7:0]			0x00	
0x381	DDC 3 phase MSB	Х	X	Х	Х	DE	DC 3 NCO pha: twos coi	se value, Bits[ˈ mplement	11:8]	0x00	
0x387	DDC 3 output test mode selection	0	0	0	0	0	Q Output test mode enable 0 = disabled 1 = enabled from Ch B	0	I Output test mode enable 0 = disabled 1 = enabled from Ch A	0x00	Refer to DDC sec- tion
	utputs and Test I	ı	1.		Ta	-					ı
0x550	ADC test modes (local)	User pattern selection 0 = contin- uous repeat 1 = single pattern	0	Reset PN long gen 0 = long PN enable 1 = long PN reset	Reset PN short gen 0 = short PN enable 1 = short PN reset	01 1000 = Register 0x0:	0000 = off, no 0001 = mi 0010 = posi 0011 = nega 100 = alternati 0101 = PN se 0110 = PN se 0111 = 1/0 the user patter 550, Bit 7 and u	dscale short tive full-scale ative full-scale ative full-scale ng checker be equence, shor word toggle rn test mode (user pattern 1, 2 mp output	e pard J t t used with 2, 3, 4 registers)	0x00	
0x551	User Pattern 1 LSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573
0x552	User Pattern 1 MSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573
0x553	User Pattern 2 LSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
0x554	User Pattern 2 MSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573
0x555	User Pattern 3 LSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573
0x556	User Pattern 3 MSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573
0x557	User Pattern 4 LSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573
0x558	User Pattern 4 MSB	0	0	0	0	0	0	0	0	0x00	Used with 0x550 and 0x573
0x559	Output Mode Control 1	0	01	rter control Bit 7 000 = tie low (1 001 = overrange 1 = fast detect ( 101 = SYSREF d when CS (Regi 2 or 3	′b0) e bit FD) bit ±	0	00 00 011	er control Bit ( 00 = tie low (1 01 = overrange = fast detect (1 101 = SYSREF when CS (Regi	'b0) e bit FD) bit ±	0x00	
0x55A	Output Mode Control 2	0	0	0	0	0	00 00 011	er control Bit 2 00 = tie low (1 01 = overrange = fast detect (1 101 = SYSREI or S (Register or 3	'b0) e bit FD) bit F	0x00	
0x561	Output mode	0	0	0	0	0	Sample invert 0 = normal 1 = sample invert	00 = off	mat select set binary complement	0x01	
0x562	Output overrange (OR) clear	Virtual Converter 7 OR 0 = OR bit enabled 1 = OR bit cleared	Virtual Convert- er 6 OR 0 = OR bit enabled 1 = OR bit cleared	Virtual Converter 5 OR 0 = OR bit enabled 1 = OR bit cleared	Virtual Converter 4 OR 0 = OR bit enabled 1 = OR bit cleared	Virtual Converter 3 OR 0 = OR bit enabled 1 = OR bit cleared	Virtual Converter 2 OR 0 = OR bit enabled 1 = OR bit cleared	Virtual Converter 1 OR 0 = OR bit enabled 1 = OR bit cleared	Virtual Converter 0 OR 0 = OR bit enabled 1 = OR bit cleared	0x00	
0x563	Output OR status	Virtual Converter 7 OR 0 = no OR 1 = OR occured	Virtual Convert- er 6 OR 0 = no OR 1 = OR occured	Virtual Converter 5 OR 0 = no OR 1 = OR occured	Virtual Converter 4 OR 0 = no OR 1 = OR occured	Virtual Converter 3 OR 0 = no OR 1 = OR occured	Virtual Converter 2 OR 0 = no OR 1 = OR occured	Virtual Converter 1 OR 0 = no OR 1 = OR occured	Virtual Converter 0 OR 0 = no OR 1 = OR occured	0x00	Read only

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
0x564	Output channel select	0	0	0	0	0	0	0	Converter channel swap 0 = normal channel ordering 1 = channel swap enabled	0x00	
0x56E	JESD204B lane rate control	0	0	0	0 = serial lane rate ≥6.25 Gbps and ≤12.5 Gbps 1 = serial lane rate must be ≥ 3.125 Gbps and ≤6.25 Gbps	0	0	0	0	0x00	
0x56F	JESD204B PLL lock status	PLL lock 0 = not locked 1 = locked	0	0	0	0	0	0	0	0x00	Read only
0x570	JESD204B quick config- uration			$M = n\iota$	JESD204B quic number of lane umber of conve nber of octets/f	$es = 2^{Register 0x570}$ $rters = 2^{Register 0}$	0, Bits[7:6] 0x570, Bits[5:3]			0x88	Refer to Table 25 and Table 26
0x571	JESD204B Link Mode Control 1	Standby mode 0 = all converter outputs 0 1 = CGS (/K28.5/)	Tail bit (t) PN 0 = disable 1 = enable T = N' - N - CS	Long transport layer test 0 = disable 1 = enable	Lane synchron- ization 0 = disable FACI uses /K28.7/ 1 = enable FACI uses /K28.3/ and /K28.7/	00 = ILAS 01 = ILAS 11 = ILAS al	ence mode 5 disabled 5 enabled ways on test ode	FACI 0 = enabled 1 = disabled	Link control 0 = active 1 = power down	0x14	
0x572	JESD204B Link Mode Control 2	SYNCINB±   00 = norma 10 = ignore (force CGS) 11 = ignore (force ILAS/	SYNCINB±	SYNCINB± pin invert 0 = active low 1 = active high	SYNCINB± pin type 0 = differential 1 = cmos	0	8B/10B bypass 0 = normal 1 = bypass	8B/10B bit invert 0 = normal 1 = invert the abcd efghij symbols	0	0x00	
0x573	JESD204B Link Mode Control 3	CHKSUN 00 = sum o link config 01 = sum o link conf 10 = check ze	of all 8-bit g registers f individual fig fields ssum set to	00 = N' sa 01 = 10-bit d output (for 10 = 8-b	tion point mple input lata at 8B/10B PHY testing) it data at ler input	0000 = n 00 0011 = 0100 = 0101 = 0110 0111	= 31-bit PN set = 23-bit PN set = 15-bit PN set 0 = 9-bit PN set 1 = 7-bit PN set 1000 = ra 10 = continuo	on (test mode ng checker bo word toggle quence—X <sup>23</sup> + quence—X <sup>15</sup> + quence—X <sup>9</sup> + quence—X <sup>7</sup> + mp output	e disabled) pard  - X <sup>28</sup> + 1 - X <sup>18</sup> + 1 - X <sup>14</sup> + 1 X <sup>5</sup> + 1 X <sup>6</sup> + 1	0x00	

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
0x574	JESD204B Link Mode Control 4	0000 = tra	IL nsmit ILAS o de transmit IL SYNCIN nsmit ILAS o	AS delay on first LMFC a lasserted AS on second B± deasserted 	fter SYNCINB± LMFC after	0	Li 000 = norm 001 = cont 100 = mo 101 =	nk layer test r nal operation mode disable	node (link layer test ed) nce of /D21.5/ est sequence equence	0x00	Notes
0x578	JESD204B LMFC offset	0	0	0		LMFC	phase offset v		equeee	0x00	
0x580	JESD204B DID config				JESD204B Tx	DID value[7	:0]			0x00	
0x581	JESD204B BID config	0	0	0	0		JESD204B Tx B	ID value, Bits[	7:0]	0x00	
0x583	JESD204B LID Config	0	0	0		Lan	ne 0 LID value, B	its[4:0]		0x00	
0x585	JESD204B LID Config 2	0	0	0		Lan	ne 1 LID value, B	its[4:0]		0x02	
0x587	JESD204B LID Config 3	0	0	0		Lan	ne 2 LID value, B	its[4:0]		0x04	
0x589	JESD204B LID Config 4	0	0	0		Lane 3 LID value, Bits[4:0]				0x06	
0x58B	JESD204B parameters SCR/L	JESD204B scramblin g (SCR) 0 = disabled 1 = enabled	0	0	0	0	0	00 = 01 = 11 = Read	4B lanes (L) = 1 lane = 2 lanes = 4 lanes only, see ter 0x570	0x8X	
0x58C	JESD204B F config			Number of	f octets per fram	e, F = Registe	er 0x58C[7:0] +			0x88	Read only, see 0x570
0x58D	JESD204B K config	0	0	0			r multiframe, K = ere ( $F \times K$ ) mod 4			0x1F	See 0x570
0x58E	JESD204B M config			0x00 = lin 0x01 = lin 0x03 = linl	Number of conv k connected to t k connected to t k connected to f	ly values where (F × K) mod 4 = 0 are supported verters per link[7:0] one virtual converter (M = 1) two virtual converters (M = 2) our virtual converters (M = 4) ight virtual converters (M = 8)					Read only
0x58F	JESD204B CS/N config	bits (CS) p 00 = no co (CS 01 = 1 con = 1); Contro 10 = 2 contro = 2); Contro 11 = 3 contro = 3); all cor	of control her sample control bits = 0) trol bit (CS oll Bit 2 only trol bits (CS oll Bit 2 and nly trol bits (CS htrol bits (2, 0)	0		ADC converter resolution (N)  0x0D = 14-bit resolution  0x0F = 16-bit resolution					
0x0590	JESD204B N' config	(Subc 000 = Sub	tic latency)			ADC number of bits per sample (N') 0x7 = 8 bits 0xF = 16 bits				0x2F	
0x591	JESD204B S config	0	0	1			per converter fra e = Register 0x5				Read only

Reg Addr	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
( <b>Hex</b> ) 0x592	JESD204B HD and CF config	HD value 0 = disabled 1 = enabled	0	0		ntrol words p	per frame clock c = Register 0x59.		0x80	Read only	
0x5A0	JESD204B CHKSUM 0	Chabica		C	HKSUM value for S	SERDOUT0±,	Bits[7:0]			0xC3	Read only
0x5A2	JESD204B CHKSUM 1			C	HKSUM value for S	SERDOUT1±,	Bits[7:0]			0xC5	Read only
0x5A4	JESD204B CHKSUM 2			C	CHKSUM value for S	SERDOUT2±,	Bits[7:0]			0xC7	Read only
0x5A6	JESD204B CHKSUM 3			C	CHKSUM value for S	SERDOUT3±,	Bits[7:0]			0xC9	Read only
0x5B0	JESD204B lane power- down	1	SERD- OUT3± 0 = on 1 = off	1	SERD- OUT2± 0 = on 1 = off	1	SERD- OUT1± 0 = on 1 = off	1	SERD- OUT0 0± = on 1 = off	0xAA	
0x5B2	JESD204B lane SERD- OUT0± assign	Х	X	X	Х	0	000 001 010	JT0± lane a ) = Logical I = Logical I ) = Logical I = Logical I	Lane 1 Lane 2	0x00	
0x5B3	JESD204B lane SERD- OUT1± assign	X	Х	X	Х	0	000 001 010	JT1± lane a ) = Logical I = Logical I ) = Logical I = Logical I	Lane 1 Lane 2	0x11	
0x5B5	JESD204B lane SERD- OUT2± assign	X	Х	X	Х	0	000 001 010	JT2± lane a ) = Logical I = Logical I ) = Logical I = Logical I	Lane 1 Lane 2	0x22	
0x5B6	JESD204B lane SERD- OUT3± assign	Х	X	X	Х	0	000 001 010	JT3± lane a ) = Logical l = Logical l ) = Logical l = Logical l	Lane 1 Lane 2	0x33	
0x5BF	JESD serializer drive adjust	0	0	0	0		Swing v 0000 = 2 0001 = 0010 = 2 0011 = 0100 = 2 0101 = 0110 = 3 1001 = 1010 = 3 1011 = 1100 = 3 1101 = 1110 = 4 1111 =	37.5 mV 250 mV 62.5 mV 275 mV 87.5 mV 300 mV 12.5 mV 37.5 mV 37.5 mV 37.5 mV 400 mV 12.5 mV			
0x5C1	Deemph- asis select	0	SERD- OUT3± 0 = disable 1 = enable	0	SERD- OUT2± 0 = disable 1 = enable	0	SERDOUT1± 0 = disable 1 = enable	0	SERDOUT0± 0 = disable 1 = enable	0x00	

Reg Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default	Notes
0x5C2	Deemph- asis setting for SERD- OUT0±	0	0	0	0		SERDOUT0± deemphasis settings: 0000 = 0 dB, 0001 = 0.3 dB, 0010 = 0.8 dB, 0011 = 1.4 dB, 0100 = 2.2 dB, 0101 = 3.0 dB, 0110 = 4.0 dB, 0111 = 5.0 dB				
0x5C3	Deemph- asis setting for SERD- OUT1±	0	0	0	0		0001 = 0010 = 0011 = 0100 = 0101 = 0110 =	emphasis setti = 0 dB, = 0.3 dB, = 0.8 dB, = 1.4 dB, = 2.2 dB, = 3.0 dB, = 4.0 dB, = 5.0 dB	ings:	0x00	
0x5C4	Deemph- asis setting for SERD- OUT2±	0	0	0	0		0001 = 0010 = 0011 = 0100 = 0101 = 0110 =	emphasis setti = 0 dB, = 0.3 dB, = 0.8 dB, = 1.4 dB, = 2.2 dB, = 3.0 dB, = 4.0 dB, = 5.0 dB	ings:	0x00	
0x5C5	De- emphasis setting for SERD- OUT3±	0	0	0	0		0001 = 0010 = 0011 = 0100 = 0101 = 0110 =	emphasis setti = 0 dB, = 0.3 dB, = 0.8 dB, = 1.4 dB, = 2.2 dB, = 3.0 dB, = 4.0 dB, = 5.0 dB	ings:	0x00	

# APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS

The AD9680 must be powered by the following seven supplies: AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1\_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, and SPIVDD = 1.25 V. For applications requiring an optimal high power efficiency and low noise performance, it is recommended that the ADP2164 and ADP2370 switching regulators be used to convert the 3.3 V, 5.0 V, or 12 V input rails to an intermediate rail (1.8 V and 3.8 V). These intermediate rails are then postregulated by very low noise, low dropout (LDO) regulators (ADP1741, ADM7160, ADP170, and ADP125). Figure 71 shows the recommended power supply scheme for AD9680.




Figure 71. High Efficiency, Low Noise Power Solution for the AD9680

It is not necessary to split all of these power domains in all cases. The recommended solution shown in Figure 71 provides the lowest noise, highest efficiency power delivery system for the AD9680. If only one 1.25 V supply is available, route to AVDD1 first and then tap it off and isolate it with a ferrite bead or a filter choke, preceded by decoupling capacitors for AVDD1\_SR, SPIVDD, DVDD, and DRVDD, in that order. The user can employ several different decoupling capacitors to cover both high and low frequencies. These must be located close to the point of entry at the PCB level and close to the devices, with minimal trace lengths.

## EXPOSED PAD THERMAL HEAT SLUG RECOMMENDATIONS

It is required that the exposed pad on the underside of the ADC be connected to AGND to achieve the best electrical and thermal performance of the AD9680. Connect an exposed continuous copper plane on the PCB to the AD9680 exposed

pad, Pin 0. The copper plane must have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. These vias must be solder filled or plugged. The number of vias and the fill determine the resultant  $\theta_{IA}$  measured on the board. This is shown in Table 7.

To maximize the coverage and adhesion between the ADC and PCB, partition the continuous copper plane by overlaying a silkscreen on the PCB into several uniform sections. This provides several tie points between the ADC and PCB during the reflow process, whereas using one continuous plane with no partitions only guarantees one tie point. See Figure 72 for a PCB layout example. For detailed information on packaging and the PCB layout of chip scale packages, see the AN-772 Application Note, A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP).




Figure 72. Recommended PCB Layout of Exposed Pad for the AD9680

## AVDD1 SR (PIN 57) AND AGND (PIN 56 AND PIN 60)

AVDD1\_SR (Pin 57) and AGND (Pin 56 and Pin 60) can be used to provide a separate power supply node to the SYSREF± circuits of AD9680. If running in Subclass 1, the AD9680 can support periodic one-shot or gapped signals. To minimize the coupling of this supply into the AVDD1 supply node, adequate supply bypassing is needed.

## **OUTLINE DIMENSIONS**




Figure 73. 64-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 9 mm × 9 mm Body, Very Thin Quad (CP-64-15) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD9680BCPZ-1000	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-64-15
AD9680BCPZRL7-1000	-40°C to +85°C	64-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-64-15
AD9680-1000EBZ		Evaluation Board for AD9680-1000	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.