

# USB1.1 Snap On Board

---

## Reference Manual



**System Level Solutions, Inc. (USA)**  
14100 Murphy Avenue  
San Martin, CA 95046  
(408) 852 - 0067

<http://www.slscorp.com>

Board Version:	5.0
Document Version:	1.6
Document Date:	May 2008

---

## IP Usage Note

The Intellectual Property (IP) core is intended solely for our clients for physical integration into their own technical products after careful examination by experienced technical personnel for its suitability for the intended purpose.

The IP was not developed for or intended for use in any specific customer application. The firmware/software of the device may have to be adapted to the specific intended modalities of use or even replaced by other firmware/software in order to ensure flawless function in the respective areas of application.

Performance data may depend on the operating environment, the area of application, the configuration, and method of control, as well as on other conditions of use; these may deviate from the technical specifications, the Design Guide specifications, or other product documentation. The actual performance characteristics can be determined only by measurements subsequent to integration.

The reference designs were tested in a reference environment for compliance with the legal requirements applicable to the reference environment.

No representation is made regarding the compliance with legal, regulatory, or other requirements in other environments. No representation can be made and no warranty can be assumed regarding the suitability of the device for a specific purpose as defined by our customers.

SLS reserves the right to make changes to the hardware or firmware or software or to the specifications without prior notice or to replace the IP with a successor model to improve performance or design of the IP. Of course, any changes to the hardware or firmware or software of any IP for which we have entered into an agreement with our customers will be made only if, and only to the extent that, such changes can reasonably be expected to be acceptable to our customers.

Copyright©2004-2008 System Level Solutions. All rights reserved. SLS, An Embedded systems company, the stylized SLS logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of SLS in India and other countries. All other products or service names are the property of their respective holders. SLS products are protected under numerous U.S. and foreign patents and pending applications, mask working rights, and copyrights. SLS warrants performance of its semiconductor products to current specifications in accordance with SLS's standard warranty, but reserves the right to make changes to any products and services at any time without notice. SLS assumes no responsibility or liability arising out of the application or use of any information, products, or service described herein except as expressly agreed to in writing by SLS. SLS customers are advised to obtain the latest version of specifications before relying on any published information and before orders for products or services.

rm\_scusb11\_1.6

## Introduction

This manual helps users to know about the hardware features of the USB 1.1 Snap On Board.

Table below shows the revision history of USB 1.1 Snap On Board.

Version	Date	Description
1.6	May 2008	<ul style="list-style-type: none"> <li>Changed introduction section</li> </ul>
1.5	December 2007	<ul style="list-style-type: none"> <li>Changed pin configuration of Santa Cruz Header J1.</li> </ul>
1.4	October 2007	Updated document as per the board version 4.0; <ul style="list-style-type: none"> <li>Changed pin configuration of Santa Cruz Headers J1, J2, J3</li> <li>Changed pin configuration of general purpose IO header J4.</li> </ul>
0.1.3	January 2007	Change layout design.
0.1.2	May 2005	Made Pin assignments more descriptive
0.1.1	October 2004	First Publication of the User Manual

## How to find Information

- The Adobe Acrobat Find feature allows you to search the contents of a PDF file. Use Ctrl + F to open the Find dialog box. Use Ctrl + N to open to the Go To Page dialog box.
- Bookmarks serve as an additional table of contents.
- Thumbnail icons, which provide miniature preview of each page, provide a link to the pages.
- Numerous links shown in Navy Blue color allow you to jump to related information.



## How to Contact SLS

For the most up-to-date information about SLS products, go to the SLS worldwide website at <http://www.slscorp.com>. For additional information about SLS products, consult the source shown below.



Information Type	E-mail
Product literature services, SLS literature services, Non-technical customer services, Technical support.	<a href="mailto:support@slscorp.com">support@slscorp.com</a>

## Typographic Conventions

The USB 1.1 Snap On Board reference manual uses the typographic conventions as shown below:

Visual Cue	Meaning
Bold Type with Initial Capital letters	All headings and Sub headings Titles in a document are displayed in bold type with initial capital letters; Example: <b>Introduction, Block Diagram.</b>
Bold Type with Italic Letters	All Definitions, Figure and Table Headings are displayed in Italics. Examples: <b><i>Figure 1-1. USB 1.1 Snap On Board Side View, Table 1-1. USB 1.1 Snap On Board Components and Interfaces</i></b>
<b>1., 2.</b>	Numbered steps are used in a list of items, when the sequence of items is important. such as steps listed in procedure.
•	Bullets are used in a list of items when the sequence of items is not important.
	The hand points to special information that requires special attention
	The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process.

---

Visual Cue	Meaning
	The warning indicates information that should be read prior to starting or continuing the procedure or processes.
	The feet direct you to more information on a particular topic.





# Contents

---

<i>About this Manual</i> .....	<i>iii</i>
Introduction.....	iii
How to find Information.....	iii
How to Contact SLS.....	iv
Typographic Conventions.....	iv
<b>1. Introduction</b> .....	<b>1</b>
Features.....	1
Block Diagram.....	2
<b>2. Board Components</b> .....	<b>4</b>
Featured Device.....	5
User Interface.....	6
Expansion Connectors.....	7
General Connectors.....	8
LEDs.....	10
<b>3. Signal Mapping</b> .....	<b>11</b>
Mapping PHY Pins with Core IO.....	12
Unused pin Mapping.....	12





The SLS USB 1.1 Snap On board is designed to provide connectivity between USB 1.1 host controller (computer) and USB 1.1 Function IP Core. The USB 1.1 Snap On board provides extra signals, which may be used to snap onto any development board having santa cruz headers.

## Features

Functions of SLS USB 1.1snap on board are as follows:

- Complies with Universal Serial Bus specification 1.1
- Supports Full Speed (12 MbPS) and Low Speed (1.5 MbPS)
- Snaps on any board with Altera standard Santa Cruz header
- Supports 3.3V
- Supports single-ended data interface

[Figure 1-1.](#) shows the USB 1.1 Snap On Board angle view.

*Figure 1-1. USB 1.1 Snap On Board Angle View*



---


## Block Diagram

USB 1.1 Snap On board includes following components:

- USB B-type connector
- USB PHY for converting the differential line into three transmit and three receive signals
- Debug header (male) - J4 - unused pins from the Santa Cruz header given out to debug the core
- Headers J1, J2, J3 forming a standard-footprint called Santa Cruz short expansion headers (female)

The three headers J1, J2, J3 are female headers on USB 1.1 Snap On board which snaps on Santa Cruz connectors. [Figure 1-2.](#) below shows functional diagram of USB 1.1 Snap On Board.

*Figure 1-2. USB 1.1 Snap On Board Functional Block Diagram*




Next chapter explains overview of all the board components.

## 2. Board Components

This section contains brief overview of the important components on the USB 1.1 Snap On Board. [Figure 2-1](#). below shows the components on the USB 1.1 Snap On Board.

*Figure 2-1. USB 1.1 Snap On Board Components*



*Table 2-1. USB 1.1 Snap On Board Components & Interfaces*

Board Reference	Name	Description	Page
<b>Featured Device</b>			
U1	USB1T11A	UTMI (USB1.1 Transceiver Macro-cell Interface) -- PHY Chip	<a href="#">5</a>
User Interfaces			
CON1	USB 1.1 Connector	One USB 1.1 Device Connector (B-Type)	<a href="#">6</a>
Expansion Connectors			
J1, J2, J3	Expansion Prototype Connector	These are the three female connectors used for mounting daughter card (In this case its USB1.1 Snap On Board) on the Development Kit having standard Santa Cruz short expansion male interface.	<a href="#">7</a>
General Connectors			
J4	User Interface Header	All the unused pins of SantaCruz connector are taken out for the user to use it for any other applications like debug or use it as standard I/O.	<a href="#">8</a>
LEDs			
LED1	User LED	User can use this LED1 as an indication of any required output	<a href="#">10</a>

## Featured Device      PHY Chip(U1)

A PHY-Chip is the intermediate between FPGA & the 2 differential lines. It converts the differential line in the three transmit and three receive signals as shown in [Figure 2-1](#). No level shifting is required for USB since it uses 3.3V for its operation as there is no direct connection between the USB & FPGA.

The signals at PHY chip are shown in [Table 2-2](#) below.

Pin #	Signal Name	Type	For NIOS Cyclone Dev Kit (EP1C20)#	General Description
1	Mode		---	Selection depends on the basis of the Jumper J1 on USB1.1 Snap On Board
2	OE		U9	tx_oe of USB1.1 IP---
3	RCV		V9	rx_d of USB1.1 IP---
4	VP		Y8	rx_dp of USB1.1 IP---
5	VM		W8	rx_dn of USB1.1 IP---
6 & 7	GND		---	Supply Ground
8	NC		---	No Connection
9	Speed		---	The speed is selected according to the jumper J4 on USB1.1 Snap On Board
10	D-		---	---
11	D+		---	---
12	VPO		R9	tx_dp of USB1.1 IP---
13	VMO / FSEO		T9	tx_dn of USB1.1 IP---
14	VCC		---	Supply Voltage

## User Interface

This section describes user interfaces which includes USB1.1 B-Type Connector.

### USB B-type Connector(CON1)

USB 1.1 Snap On board incorporates USB B-Type Connector connected with PHY chip. [Figure 2-1](#). displays the USB B-Type connector which is mounted on the board. This connector requires an interface device in order to communicate with FPGA.

The 2 pins of B-Type connector connects to the Phy-chip as shown in [Table 2-3](#) . These are data transfer and data receive lines.

B-type Connector Pin#	Signal	PHY-Chip (USB1T11A) Pin#
1	NC	--
2	D-	10
3	D+	11
4	GND	--

## Expansion Connectors

This section describes the expansion connectors on the USB1.1 Snap On board.

### Expansion Prototype Connectors(J1,J2,J3)

Headers J1, J2, and J3 collectively form the standard-footprint called Santa Cruz short expansion headers (female), which are 14 pins, 40pins and 20pins respectively. These are mechanically stable connections that can be used for mounting daughter card (USB 1.1 Snap On Board) on to any Development Kit having standard Santa Cruz short expansion male interface.

The expansion prototype connector interface includes

- 74 pins for prototyping (Out of which 43 I/O pins connect to user I/O pins and 3 dedicated clock pins on the Cyclone device)
- An Active LOW Power On Reset signal
- Five regulated 3.3V power-supply pins (1A total max load)
- One regulated 5V power-supply pin. (1A total max load)
- Numerous ground connections

The output logic level on the expansion prototype connector pins is 5 Volts.

[Figure 2-2.](#) shows the pin description of the connectors J1, J2 & J3.

Figure 2-2. Pin Description of Expansion Prototype Connector-J1, J2, J3

**J2**

PHY Pin #	Connector Pin #	Connector Pin #	PHY Pin #
NC	1	2	GND
IO_0	3	4	IO_1
IO_2	5	6	IO_3
IO_4	7	8	IO_5
IO_6	9	10	IO_7
IO_8	11	12	IO_9
IO_10	13	14	IO_11
IO_12	15	16	IO_13
IO_14	17	18	IO_15
GND	19	20	NC
IO_16	21	22	GND
IO_17	23	24	GND
IO_18	25	26	GND
IO_19	27	28	IO_20
IO_21	29	30	GND
IO_22	31	32	IO_23
IO_24	33	34	NC
IO_26	35	36	IO_28
DP	37	38	NC
DM	39	40	GND

**J1**

PHY Pin #	Connector Pin #	Connector Pin #	PHY Pin #
GND	1	2	+5V
NC	3	4	USER_LED
MODE	5	6	OE_N
VP	7	8	VMO
VBUS	9	10	VPO
SUSPEND	11	12	RCV
SPEED	13	14	VM

**J3**

PHY Pin #	Connector Pin #	Connector Pin #	PHY Pin #
Vunreg	1	2	GND
NC	3	4	GND
+3.3V	5	6	GND
+3.3V	7	8	GND
IO_25	9	10	GND
IO_27	11	12	GND
IO_29	13	14	GND
+3.3V	15	16	GND
+3.3V	17	18	GND
+3.3V	19	20	GND

## General Connectors

This section describes the general connector on the USB 1.1 Snap On board.  
**User Interface Header(J4)**



There are four user interface headers namely J4 (20x2) on USB1.1 Snap On board as displayed in [Figure 2-1](#). All the unused I/O of the Santa Cruz connector are taken out in the form of headers on to J4. User can use these headers for debug purpose or some other purpose. [Figure 2-3](#). shows the pin description of the connector J4.

*Figure 2-3. Pin Description of User Interface Header (J4)*

PHY Pin #	Connector Pin #		Connector Pin #	PHY Pin #
IO_0	40	○	○	39 IO_1
IO_2	38	○	○	37 IO_3
IO_4	36	○	○	35 IO_5
IO_6	34	○	○	33 IO_7
IO_8	32	○	○	31 IO_9
GND	30	●	●	29 +3.3V
IO_10	28	○	○	27 IO_11
IO_12	26	○	○	25 IO_13
IO_14	24	○	○	23 IO_15
IO_16	22	○	○	21 IO_17
IO_18	20	○	○	19 IO_19
IO_20	18	○	○	17 IO_21
IO_22	16	○	○	15 IO_23
IO_24	14	○	○	13 IO_25
GND	12	●	●	11 +5V
IO_26	10	○	○	9 IO_27
IO_28	8	○	○	7 IO_29
NC	6	○	○	5 NC
NC	4	○	○	3 NC
NC	2	○	□	1 NC

## LEDs

This section describes the User LED (LED1) on USB 1.1 Snap on board.

### LED(LED1)

The USB 1.1 Snap On Board has 1 general purpose user LED (LED1) as shown in [Figure 2-1](#).


User can use this LED1 as an indication of any required output.

## 3. Signal Mapping

The three (F) headers (J1,J2,J3) on USB 1.1 Snap On board snaps on to three (M) SantaCruz headers (J2,J4,J3) of UP3 Education kit

[Figure 3-1](#). below shows how the USB Snap On Board snaps on the Santa Cruz connector. Nios Board is used as the example.

*Figure 3-1. Connection of USB 1.1 Snap On Board with UP3 Education Kit*



## Mapping PHY Pins with Core IO

The [Table 3-1](#) below shows the mapping of Core IO signal with SantaCruz Pin.

Signal (IP)	Signal on Santa Cruz Connector	Santa Cruz Pin No.
rx_d	RCV	J1.12
rx_dp	VP	J1.7
tx_oe	-OE	J1.6
tx_dp	VPO	J1.10
tx_dn	VMO/FSEO	J1.8
rx_dn	VM	J1.14

## Unused pin Mapping

There is one debug header (J4) and its pins are routed to the Santa Cruz connector. So, the headers directly connects with FPGA pins when the board Snaps-On. Thus these headers can be used for debugging purpose.

The [Table 3-2](#) below shows how one can map these unused pins

Debug Header (J4)	Signal Name on Santa Cruz connector	I/O
J4.40	J2.3	IO_0
J4.39	J2.4	IO_1
J4.38	J2.5	IO_2
J4.37	J2.6	IO_3
J4.36	J2.7	IO_4
J4.35	J2.8	IO_5
J4.34	J2.9	IO_6
J4.33	J2.10	IO_7
J4.32	J2.11	IO_8
J4.31	J2.12	IO_9
J4.28	J2.13	IO_10

*Table 3-2. Debug Header (J4) table*

Debug Header (J4)	Signal Name on Santa Cruz connector	I/O
J4.27	J2.14	IO_11
J4.26	J2.15	IO_12
J4.25	J2.16	IO_13
J4.24	J2.17	IO_14
J4.23	J2.18	IO_15
J4.22	J2.21	IO_16
J4.21	J2.23	IO_17
J4.20	J2.25	IO_18
J4.19	J2.27	IO_19
J4.18	J2.28	IO_20
J4.17	J2.29	IO_21
J4.16	J2.31	IO_22
J4.15	J2.32	IO_23
J4.14	J2.33	IO_24
J4.13	J3.9	IO_25
J4.10	J2.35	IO_26
J4.9	J3.11	IO_27
J4.8	J2.36	IO_28
J4.7	J3.13	IO_29
J4.30	-	GND
J4.12	-	GND