3-Pin Switch-Mode
LED Lamp Driver IC

Features
► Constant output current: 20mA
► Universal 85 - 265VAC operation
► Fixed off-time buck converter
► Internal 475V power MOSFET

Applications
► Decorative lighting
► Low power lighting fixtures

General Description
The HV9921 is a pulse width modulated (PWM) high-efficiency LED driver control IC. It allows efficient operation of LED strings from voltage sources ranging up to 400VDC. The HV9921 includes an internal high voltage switching MOSFET controlled with fixed off-time ($T_{OFF}$) of approximately 10.5μs. The LED string is driven at constant current, thus providing constant light output and enhanced reliability. The output current is internally fixed at 20mA for HV9921. The peak current control scheme provides good regulation of the output current throughout the universal AC line voltage range of 85 to 265VAC or DC input voltage of 20 to 400V.

Typical Application Circuit

```
AC

LED_1

LED_n

HV9921

GND

VDD

DRAIN

3

2

1
```
### Ordering Information

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>HV9921</td>
<td>HV9921N3-G</td>
</tr>
<tr>
<td></td>
<td>HV9921N8-G</td>
</tr>
</tbody>
</table>

-G indicates package is RoHS compliant ('Green')

### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage, $V_{DD}$</td>
<td>-0.3 to +10V</td>
</tr>
<tr>
<td>Supply current, $I_{DD}$</td>
<td>+5mA</td>
</tr>
<tr>
<td>Operating ambient temperature range</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>Operating junction temperature range</td>
<td>-40°C to +125°C</td>
</tr>
<tr>
<td>Storage temperature range</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Power dissipation @ 25°C, TO-92</td>
<td>740mW</td>
</tr>
<tr>
<td>Power dissipation @ 25°C, SOT-89</td>
<td>1600mW</td>
</tr>
</tbody>
</table>

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Electrical Characteristics

(Specifications are at $T_a = 25°C$ and $V_{DRAIN} = 50V$, unless otherwise noted.)

<table>
<thead>
<tr>
<th>Sym</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>Regulator (V_{DD})</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DD}$</td>
<td>$V_{DD}$ regulator output</td>
<td>-</td>
<td>-</td>
<td>7.5</td>
<td>V</td>
<td>---</td>
</tr>
<tr>
<td>$V_{DRAIN}$</td>
<td>$V_{DRAIN}$ supply voltage</td>
<td>-</td>
<td>-</td>
<td>20</td>
<td>V</td>
<td>---</td>
</tr>
<tr>
<td>$V_{UVLO}$</td>
<td>$V_{DD}$ undervoltage threshold</td>
<td>-</td>
<td>-</td>
<td>5.0</td>
<td>V</td>
<td>---</td>
</tr>
<tr>
<td>$\Delta V_{UVLO}$</td>
<td>$V_{DD}$ undervoltage lockout hysteresis</td>
<td>-</td>
<td></td>
<td>200</td>
<td>mV</td>
<td>---</td>
</tr>
<tr>
<td>$I_{DD}$</td>
<td>Operating supply current</td>
<td>-</td>
<td>-</td>
<td>200</td>
<td>µA V</td>
<td>$V_{DD(EXT)} = 8.5V, V_{DRAIN} = 40V$</td>
</tr>
<tr>
<td></td>
<td><strong>Output (DRAIN)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{BR}$</td>
<td>Breakdown voltage</td>
<td>*</td>
<td>475</td>
<td></td>
<td>V</td>
<td>---</td>
</tr>
<tr>
<td>$R_{On}$</td>
<td>On-resistance</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Ω</td>
<td>$I_{DRAIN} = 20mA$</td>
</tr>
<tr>
<td>$C_{DRAIN}$</td>
<td>Output capacitance</td>
<td>- #</td>
<td>-</td>
<td>1.0</td>
<td>pF V</td>
<td>$V_{DRAIN} = 400V$</td>
</tr>
<tr>
<td>$I_{SAT}$</td>
<td>MOSFET saturation current</td>
<td>- #</td>
<td>100</td>
<td>150</td>
<td>mA</td>
<td>---</td>
</tr>
<tr>
<td></td>
<td><strong>Current Sense Comparator</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{TH}$</td>
<td>Threshold current</td>
<td>*</td>
<td>18.5</td>
<td>-</td>
<td>25.5</td>
<td>mA</td>
</tr>
<tr>
<td>$T_{BLANK}$</td>
<td>Leading edge blanking delay</td>
<td>* #</td>
<td>200</td>
<td>300</td>
<td>400</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{ON(MIN)}$</td>
<td>Minimum on-time</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>650</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td><strong>OFF-Time Generator</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{OFF}$</td>
<td>Off-time</td>
<td>-</td>
<td>-</td>
<td>8.0</td>
<td>10.5</td>
<td>13</td>
</tr>
</tbody>
</table>

**Note:**

* Denotes the specifications which apply over the full operating ambient temperature range of $-40°C < T_a < +85°C$.

# Denotes guaranteed by design.
Typical Performance Characteristics ($T_J = 25^\circ C$ unless otherwise noted)
Functional Description

The HV9921 is a PWM peak current controller for controlling a buck converter topology in continuous conduction mode (CCM). The output current is internally preset at 20mA.

When the input voltage of 20 to 400V appears at the DRAIN pin, the internal high-voltage linear regulator seeks to maintain a voltage of 7.5VDC at the VDD pin. Until this voltage exceeds the internally programmed under-voltage threshold, the output switching MOSFET is non-conductive. When the threshold is exceeded, the MOSFET turns on. The input current begins to flow into the DRAIN pin. Hysteresis is provided in the under-voltage comparator to prevent oscillation.

When the input current exceeds the internal preset level, a current sense comparator resets an RS flip-flop, and the MOSFET turns off. At the same time, a one-shot circuit is activated that determines the duration of the off-state (10.5µs typ.). As soon as this time is over, the flip-flop sets again. The new switching cycle begins.

A “blanking” delay of 300ns is provided that prevents false triggering of the current sense comparator due to the leading edge spike caused by circuit parasitics.

Application Information

The HV9921 is a low-cost off-line buck converter IC specifically designed for driving multi-LED strings. It can be operated from either universal AC line range of 85 to 265VAC, or 20 to 400VDC, and drives up to tens of high brightness LEDs. All LEDs can be run in series, and the HV9921 regulates at constant current, yielding uniform illumination. The HV9921 is compatible with triac dimmers. The output current is internally fixed at 20mA. This part is available in space saving TO-92 and SOT-89 packages.

Selecting L1 and D1

There is a certain trade-off to be considered between optimal sizing of the output inductor L1 and the tolerated output current ripple. The required value of L1 is inversely proportional to the ripple current ∆I_o in it.

\[ L1 = \frac{(V_o \cdot T_{OFF})}{\Delta I_o} \]  

(1)

V_o is the forward voltage of the LED string. TOFF is the off-time of the HV9921. The output current in the LED string (I_o) is calculated then as:

\[ I_o = I_{th} - \frac{\Delta I_o}{2} \]  

(2)

where I_{th} is the current sense comparator threshold. The ripple current introduces a peak-to-average error in the output current setting that needs to be accounted for. Due to the constant off-time control technique used in the HV9921, the ripple current is independent of the input AC or DC line voltage variation. Therefore, the output current will remain unaffected by the varying input voltage.

Adding a filter capacitor across the LED string can reduce the output current ripple even further, thus permitting a reduced value of L1. However, one must keep in mind that the peak-to-average current error is affected by the variation of T_{OFF}. Therefore, the initial output current accuracy might be sacrificed at large ripple current in L1.

Another important aspect of designing an LED driver with the HV9921 is related to certain parasitic elements of the circuit, including distributed coil capacitance of L1, junction capacitance and reverse recovery of the rectifier diode D1, capacitance of the printed circuit board traces C_{PCB} and output capacitance C_{DRAIN} of the controller itself. These parasitic elements affect the efficiency of the switching converter and could potentially cause false triggering of the current sense comparator if not properly managed. Minimizing these parasitics is essential for efficient and reliable operation of the HV9921.

Coil capacitance of inductors is typically provided in the manufacturer’s data books either directly or in terms of the self-resonant frequency (SRF).

\[ SRF = \frac{1}{(2\pi \sqrt{L \cdot C_L})} \]

where L is the inductance value, and C_L is the coil capacitance. Charging and discharging this capacitance every switching cycle causes high-current spikes in the LED string. Therefore, connecting a small capacitor C_o (~10nF) is recommended to bypass these spikes.

Using an ultra-fast rectifier diode for D1 is recommended to achieve high efficiency and reduce the risk of false triggering of the current sense comparator. Using diodes with shorter reverse recovery time t_{rr} and lower junction capacitance C_J achieves better performance. The reverse voltage rating V_R of the diode must be greater than the maximum input voltage of the LED lamp.

The total parasitic capacitance present at the DRAIN pin of the HV9921 can be calculated as:

\[ C_p = C_{DRAIN} + C_{PCB} + C_L + C_J \]  

(3)

When the switching MOSFET turns on, the capacitance C_p is discharged into the DRAIN pin of the IC. The discharge
current is limited to about 150mA typically. However, it may become lower at increased junction temperature. The duration of the leading edge current spike can be estimated as:

\[ T_{\text{SPIKE}} = \left( \frac{V_{\text{IN}} \cdot C_p}{I_{\text{SAT}}} \right) + t_r \]  

(4)

In order to avoid false triggering of the current sense comparator, \( C_p \) must be minimized in accordance with the following expression:

\[ C_p < \frac{I_{\text{SAT}} \cdot (T_{\text{BLANK(MIN)}} - t_r)}{V_{\text{IN(MAX)}}} \]  

(5)

where \( T_{\text{BLANK(MIN)}} \) is the minimum blanking time of 200ns, and \( V_{\text{IN(MAX)}} \) is the maximum instantaneous input voltage.

**Estimating Power Loss**

Discharging the parasitic capacitance \( C_p \) into the DRAIN pin of the HV9921 is responsible for the bulk of the switching power loss. It can be estimated using the following equation:

\[ P_{\text{SWITCH}} = \frac{1}{2} \left( V_{\text{IN}}^2 \cdot C_p \right) + V_{\text{IN}} \cdot I_{\text{SAT}} \cdot t_r \cdot F_S \]  

(6)

where \( F_S \) is the switching frequency, \( I_{\text{SAT}} \) is the saturated DRAIN current of the HV9921. The switching loss is the greatest at the maximum input voltage.

The switching frequency is given by the following:

\[ F_S = \frac{V_{\text{IN}} - \eta \cdot V_o}{V_{\text{IN}} \cdot T_{\text{OFF}}} \]  

(7)

where \( \eta \) is the efficiency of the power converter.

When the HV9921 LED driver is powered from the full-wave rectified AC input, the switching power loss can be estimated as:

\[ P_{\text{SWITCH}} \approx \frac{1}{2} \cdot T_{\text{OFF}} \left( V_{\text{AC}} \cdot C_p + 2 \cdot I_{\text{SAT}} \cdot t_r \right) \left( V_{\text{AC}} - \eta \cdot V_o \right) \]  

(8)

\( V_{\text{AC}} \) is the input AC line voltage.

The switching power loss associated with turn-off transitions of the DRAIN pin can be disregarded. Due to the large amount of parasitic capacitance connected to this switching node, the turn-off transition occurs essentially at zero-voltage. Conduction power loss in the HV9921 can be calculated as:

\[ P_{\text{COND}} = \left( D \cdot I_o^2 \cdot R_{\text{ON}} \right) + \left[ I_{\text{DD}} \cdot V_{\text{IN}} \cdot (1 - D) \right] \]  

(9)

where \( D = \frac{V_o}{\eta V_{\text{IN}}} \) is the duty ratio, \( R_{\text{ON}} \) is the on-resistance, \( I_{\text{DD}} \) is the internal linear regulator current.

When the LED driver is powered from the full-wave rectified AC line input, the exact equation for calculating the conduction loss is more cumbersome. However, it can be estimated using the following equation:

\[ P_{\text{COND}} = \left( K_C \cdot I_o^2 \cdot R_{\text{ON}} \right) + \left( K_d \cdot I_{\text{DD}} \cdot V_{\text{AC}} \right) \]  

(10)

where \( V_{\text{AC}} \) is the input AC line voltage. The coefficients \( K_C \) and \( K_d \) can be determined from the minimum duty ratio of the HV9921.

**Design Example**

Let us design an HV9921 LED lamp driver meeting the following specifications:

**Input:** Universal AC, 85-265VAC
**Output Current:** 20mA
**Load:** String of 10 LED (LW541C by OSRAM, \( V_F = 4.1V \) max. each)
The output voltage $V_o = 10 \times V_f \approx 41V$ (max.). Use equation (1) assuming a 30% peak-to-peak ripple.

$$L1 = \frac{(41V \cdot 10.5\mu s)}{(0.3 \cdot 20mA)} = 72mH$$

Select L1 68mH, $I = 30mA$. Typical SRF = 170KHz. Calculate the coil capacitance.

$$C_L = \frac{1}{L1 \cdot (2\pi \cdot SRF)^2}$$

$$= \frac{1}{68mH \cdot (2\pi \cdot 170kHz)^2}$$

$$\approx 13pF$$

Step 2. Selecting D1
Usually, the reverse recovery characteristics of ultra-fast rectifiers at $I_F = 20 \sim 50mA$ are not provided in the manufacturer's data books. The designer may want to experiment with different diodes to achieve the best result.

Select D1 MUR160 with $V_R = 600V$, $t_{rr} = 20ns$ ($I_F = 20mA$, $I_{RR} = 100mA$) and $C_J \approx 8pF$ ($V_F > 50V$).

Step 3. Calculating total parasitic capacitance using (3)

$$C_p = 5pF + 5pF + 13pF + 8pF = 31pF$$

Step 4. Calculating the leading edge spike duration using (4), (5)

$$T_{SPIKE} = \frac{265V \cdot \sqrt{2} \cdot 31pF}{100mA} + 20ns$$

$$\approx 136ns < T_{BLANK(MIN)}$$

Step 5. Estimating power dissipation in HV9921 at 265VAC using (8) and (10)

Let us assume that the overall efficiency $\eta = 0.7$.

Switching power loss:

$$P_{SWITCH} = \frac{1}{2 \cdot 10.5\mu s} \left( \frac{(265V \cdot 31pF + 2 \cdot 100mA \cdot 20ns)(265V - 41V)}{0.7} \right)$$

$$P_{SWITCH} \approx 65mW$$

Minimum duty ratio:

$$D_M = \frac{41V}{(0.7 \cdot 265V \cdot \sqrt{2})} \approx 0.16$$

Conduction power loss:

$$P_{COND} = 0.25 \cdot (20mA)^2 \cdot 210\Omega + 0.63 \cdot 200\mu A \cdot 265V$$

$$P_{COND} \approx 55mW$$

Total power dissipation in HV9921:

$$P_{TOTAL} = 120mW + 55mW = 175mW$$

Step 6. Selecting input capacitor $C_{IN}$

Output Power = 41V \cdot 20mA = 820mW

Select $C_{IN}$ ECQ-E4104KF by Panasonic (0.1µF, 400V, Metalized Polyester Film).

Figure 2. Universal 85-265VAC LED Lamp Driver
Figure 3. Typical Efficiency

Figure 4. Switch-Off Transition. Ch1: \( V_{\text{DRAIN}} \), Ch3: \( I_{\text{DRAIN}} \)

Figure 5. Typical Efficiency

Figure 6. Switch-Off Transition. Ch1: \( V_{\text{DRAIN}} \), Ch3: \( I_{\text{DRAIN}} \)

Functional Block Diagram
**HV9921 Layout Considerations**
See Figure 7 for a recommended circuit board layout for the HV9921.

**Single Point Grounding**
Use a single point ground connection from the input filter capacitor to the area of copper connected to the GND pin.

**Bypass Capacitor (C_{DD})**
The VDD pin bypass capacitor C_{DD} should be located as near as possible to the VDD and GND pins.

**Switching Loop Areas**
The area of the switching loop connecting the input filter capacitor C_{IN}, the diode D1 and the HV9921 together should be kept as small as possible.

The switching loop area connecting the output filter capacitor C_{O}, the inductor L1 and the diode D1 together should be kept as small as possible.

**Thermal Considerations vs. Radiated EMI**
The copper area where GND pin is connected acts not only as a single point ground, but also as a heat sink. This area should be maximized for good heat sinking, especially when HV9921N8, (SOT-89 package), is used. The same applies to the cathode of the free-wheeling diode D1. Both nodes are quiet and therefore, will not cause radiated RF emission. The switching node copper area connected to the DRAIN pin of the HV9921, the anode of D1 and the inductor L1 needs to be minimized. A large switching node area can increase high frequency radiated EMI.

**Input Filter Layout Considerations**
The input circuits of the EMI filter must not be placed in the direct proximity to the inductor L1 in order to avoid magnetic coupling of its leakage fields. This consideration is especially important when unshielded construction of L1 is used. When an axial input EMI filter inductor L_{IN} is selected, it must be positioned orthogonal with respect to L1. The loop area formed by C_{IN2}, L_{IN} and C_{IN} should be minimized. The input lead wires must be twisted together.

---

**Figure 7. Recommended circuit board layout with the HV9921N3**

**Pin Description**

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DRAIN</td>
<td>Drain terminal of the output switching MOSFET and a linear regulator input.</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Common connection for all circuits.</td>
</tr>
<tr>
<td>3</td>
<td>VDD</td>
<td>Power supply pin for internal control circuits. Bypass this pin with a 0.1uF low impedance capacitor.</td>
</tr>
</tbody>
</table>
3-Lead TO-92 Package Outline (N3)

![Package Diagram](image)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>A</th>
<th>b</th>
<th>c</th>
<th>D</th>
<th>E</th>
<th>E1</th>
<th>e</th>
<th>e1</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIN</td>
<td>.170</td>
<td>.014†</td>
<td>.014†</td>
<td>.175</td>
<td>.125</td>
<td>.080</td>
<td>.095</td>
<td>.045</td>
<td>.500</td>
</tr>
<tr>
<td>NOM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>MAX</td>
<td>.210</td>
<td>.022†</td>
<td>.022†</td>
<td>.205</td>
<td>.165</td>
<td>.105</td>
<td>.105</td>
<td>.055</td>
<td>.610*</td>
</tr>
</tbody>
</table>

JEDEC Registration TO-92.

† This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.
3-Lead TO-243AA (SOT-89) Package Outline (N8)

† This dimension differs from the JEDEC drawing
Drawings not to scale.
Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)