**ONET1191P** 

SLLS754-SEPTEMBER 2006

# **11.3-Gbps Limiting Amplifier**

### FEATURES

• Up to 11.3-Gbps Operation

EXAS

ISTRUMENTS

- Loss-of-Signal Detection (LOS)
- Adjustable Output Voltage
- Low Power Consumption
- Input Offset Cancellation
- CML Data Outputs With On-Chip, 50- $\Omega$ Back-Termination to VCC
- Single 3.3 V Supply
- Surface-Mount, Small-Footprint, 3-mm × 3-mm, 16-Pin QFN Package

#### APPLICATIONS

- 10 Gigabit Ethernet Optical Transmitters
- 8× and 10× Fibre Channel Optical Transmitters
- SONET OC-192/SDH-64 Optical Transmitters
- XFP and SFP+ Transceiver Modules
- XENPAK, XPAK, X2 and 300-Pin MSA Transponder Modules
- Cable Driver and Receiver

### DESCRIPTION

The ONET1191P is a high-speed, 3.3-V limiting amplifier for copper-cable and fiber-optic applications with data rates up to 11.3 Gbps.

This device provides a gain of about 40 dB which ensures a fully differential output swing for input signals as low as 5 mV<sub>pp</sub>. The output amplitude can be adjusted from 400 mV<sub>pp</sub> to 700 mV<sub>pp</sub>. Loss-of-signal detection and output disable are also provided.

The part is available in a small-footprint, 3-mm  $\times$  3-mm, 16-pin QFN package, typically dissipates less than 110 mW, and is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### **BLOCK DIAGRAM**

A simplified block diagram of the ONET1191P is shown in Figure 1.

This compact, low-power, 11.3-Gbps limiting amplifier consists of a high-speed data path with offset cancellation (dc feedback), a loss-of-signal detection block using two peak detectors, and a band-gap voltage reference and bias current generation block.




Figure 1. Simplified Block Diagram of the ONET1191P

#### **HIGH-SPEED DATA PATH**

The high-speed data signal is applied to the data path by means of the input signal pins, DIN+/DIN–. The data path consists of a 12-dB input gain stage with  $2 \times 50$ - $\Omega$  on-chip line-termination resistors, a second gain stage with 20 dB of gain, and a variable-gain output stage which provides another 8 dB of gain. The amplified data output signal is available at the output pins DOUT+/DOUT–, which include on-chip  $2 \times 50$ - $\Omega$  back-termination to VCC. The output amplitude can be adjusted between 400 mV<sub>pp</sub> and 700 mV<sub>pp</sub> by connecting an external resistor between the VAR pin and ground (GND).

A dc feedback stage compensates for internal offset voltages and thus ensures proper operation even for very small input data signals. This stage is driven by the output signal of the second gain stage. The signal is low-pass filtered, amplified, and fed back to the input of the first gain stage via the on-chip,  $50-\Omega$  termination resistors. The required low-frequency cutoff is determined by an external 0.1  $\mu$ F capacitor, which must be differentially connected to the COC+/COC- pins.

#### LOSS-OF-SIGNAL DETECTION

The peak values of the input signal and output signal of the first gain stage are monitored by two peak detectors. The peak values are compared to a predefined loss-of-signal threshold voltage inside the loss-of-signal detection block. As a result of the comparison, the LOS signal, which indicates that the input signal amplitude is below the defined threshold level, is generated.

The threshold voltage can be set within a certain range by means of an external resistor connected between the TH pin and ground.

#### **BAND-GAP VOLTAGE AND BIAS GENERATION**

The ONET1191P limiting amplifier is supplied by a single 3.3-V supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

On-chip band-gap voltage circuitry generates a reference voltage, independent of supply voltage, from which all other internally required voltages and bias currents are derived.

#### PACKAGE

For the ONET1191P, a small-footprint, 3-mm  $\times$  3-mm, 16-pin QFN package, with a lead pitch of 0,5 mm, is used. The pinout is shown in Figure 2.




Figure 2. Pinout of ONET1191P in a 3-mm  $\times$  3-mm, 16-Pin QFN Package

TERMINAL		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
COC+	6	Analog	Offset cancellation filter capacitor plus terminal. An external 0.1 $\mu$ F filter capacitor must be connected between this pin and COC– (pin 5).
COC-	5	Analog	Offset cancellation filter capacitor minus terminal. An external 0.1 $\mu F$ filter capacitor must be connected between this pin and COC+ (pin 6).
DIN+	7	Analog input	Noninverted data input. On-chip, 50- $\Omega$ terminated to COC+. Differentially 100- $\Omega$ terminated to DIN–.
DIN-	8	Analog input	Inverted data input. On-chip, 50- $\Omega$ terminated to COC–. Differentially 100- $\Omega$ terminated to DIN+.
DISABLE	11	CMOS input	Disables the output stage when set to a high level
DOUT+	15	CML out	Noninverted data output. On-chip, 50- $\Omega$ back-terminated to VCC.
DOUT-	14	CML out	Inverted data output. On-chip, 50- $\Omega$ back-terminated to VCC.
GND	3, 4, 13, 16, EP	Supply	Circuit ground. Exposed die pad (EP) must be grounded.
LOS	10	Open-drain MOS	High level indicates that the input signal amplitude is below the programmed threshold level. Open-drain output. Requires an external 10-k $\Omega$ pullup resistor to VCC for proper operation.
ТН	9	Analog input	LOS threshold adjustment with resistor to GND
VAR	12	Analog input	Variable output amplitude control. Output amplitude can be reduced to 400 mV <sub>pp</sub> by grounding the VAR pin. Output amplitude can be set from 400 mV <sub>pp</sub> to 700 mV <sub>pp</sub> by connecting a 0 to 100-k $\Omega$ resistor to GND or leaving the pin open.
VCC	1, 2	Supply	3.3-V ±10% supply voltage

#### **TERMINAL FUNCTIONS**

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	-0.3 to 4	V
V <sub>DIN+</sub> , V <sub>DIN-</sub>	Voltage at DIN+, DIN- <sup>(2)</sup>	0.5 to 4	V
V <sub>LOS</sub> , V <sub>COC+</sub> , V <sub>COC-</sub> , V <sub>TH</sub> , V <sub>DOUT+</sub> , V <sub>DOUT-</sub>	Voltage at LOS, COC+, COC-, TH, DOUT+, DOUT- <sup>(2)</sup>	-0.3 to 4	V
V <sub>DIN,DIFF</sub>	Differential voltage between DIN+ and DIN-	±1.25	V
ILOS	Current into LOS	1	mA
I <sub>DIN+</sub> , I <sub>DIN-</sub> , I <sub>DOUT+</sub> , I <sub>DOUT-</sub>	Continuous current at inputs and outputs	20	mA
ESD	ESD rating at all pins	1.5	kV (HBM)
T <sub>J,max</sub>	Maximum junction temperature	125	°C
T <sub>STG</sub>	Storage temperature range	-65 to 85	°C
T <sub>A</sub>	Characterized free-air operating temperature range	-40 to 85	°C
T <sub>LEAD</sub>	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP	MAX	UNIT
$V_{CC}$	Supply voltage	2.9	3.3	3.6	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C
	Disable input high voltage	2			V
	Disable input low voltage			0.25	V
	Optimum LOS threshold resistor	32		62	kΩ
	R <sub>VAR</sub> range	0		open	kΩ

## DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions, outputs connected to a 50- $\Omega$  load, R<sub>VAR</sub> = open (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2.9	3.3	3.6	V	
I <sub>VCC</sub>	Supply current	DISABLE = LOW		33	49	mA	
R <sub>IN</sub>	Data input resistance	Single-ended to COC pins		50		Ω	
R <sub>OUT</sub>	Data output resistance	Single-ended, referenced to V <sub>CC</sub>		50		Ω	
	Voltage at TH pin			1.25		V	
	LOS HIGH voltage	10-kΩ pullup to V <sub>CC</sub> , $I_{SOURCE} = 50 \mu A$	2.4				
	LOS LOW voltage	10-kΩ pullup to $V_{CC}$ , $I_{SINK}$ = 200 µA			0.5	V	

### AC ELECTRICAL CHARACTERISTICS


over recommended operating conditions, outputs connected to a 50- $\Omega$  load, R<sub>VAR</sub> = open (unless otherwise noted). Typical operating condition is at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f <sub>3dB-H</sub>	High-frequency –3-dB bandwidth		8	11	15	GHz	
f <sub>3dB-L</sub>	Low-frequency –3-dB bandwidth	$C_{OC} = 0.1 \ \mu\text{F}$ , ac coupling capacitors = 0.1 $\mu\text{F}$		30		kHz	
.,		K28.5 at 11.3 Gbps, BER < 10 <sup>-12</sup>		2.5	5	~\/	
VIN,MIN	Data input sensitivity	$V_{OD-min} \ge 0.95 \times V_{OD}$ (output limited)	10	20	mV <sub>pp</sub>		
A	Small-signal gain		34	40	44	dB	
V <sub>IN,MAX</sub>	Data input overload		2000			$mV_{pp}$	
	Deterministic litter	V <sub>IN</sub> = 5 mV <sub>pp</sub> , K28.5 at 11.3 Gbps	4 7				
DJ	Deterministic jitter	V <sub>IN</sub> = 20 mV <sub>pp</sub> , K28.5 at 11.3 Gbps		4	9	ps <sub>pp</sub>	
	Dender: itter	Input = 5 mV <sub>pp</sub>		1.6		08	
RJ	Random jitter	Input = 20 mV <sub>pp</sub>		0.7		ps <sub>RMS</sub>	
V <sub>OD</sub>	Differential data output values	$V_{IN} \ge 20 \text{ mV}_{pp}$ , DISABLE = LOW	600	700	900	m\/	
	Differential data output voltage	DISABLE = HIGH		25	100	mV <sub>pp</sub>	
t <sub>r</sub>	Output rise time	20% to 80%, $V_{IN} \ge 20 \text{ mV}_{PP}$		25	35	ps	
t <sub>f</sub>	Output fall time	20% to 80%, $V_{IN} \ge 20 \text{ mV}_{PP}$		25	35	ps	
		K28.5 pattern at 10.7 Gbps, $R_{TH} = 62 \text{ k}\Omega$		40			
V <sub>TH</sub>	LOS assert threshold range	K28.5 pattern at 10.7 Gbps, $R_{TH} = 32 \text{ k}\Omega$		65		mV <sub>pp</sub>	
		Versus temperature		3		dB	
	LOS threshold variation	Versus supply voltage V <sub>CC</sub>		1		dB	
	LOS hysteresis	K28.5 pattern at 11.3 Gbps	1.5		7	dB	
t <sub>LOS_AST</sub>	LOS assert time			1300	2000	ns	
t <sub>LOS, DEA_</sub>	LOS deassert time			120		ns	
t <sub>DIS</sub>	Disable response time			90		ns	



### **TYPICAL OPERATION CHARACTERISTICS**

Typical operating condition is at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C, and  $R_{VAR}$  = open (unless otherwise noted)




TEXAS INSTRUMENTS www.ti.com

SLLS754-SEPTEMBER 2006

### **TYPICAL OPERATION CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C, and  $R_{VAR}$  = open (unless otherwise noted)







### **TYPICAL OPERATION CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C, and  $R_{VAR}$  = open (unless otherwise noted)





Figure 11.

OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND MINIMUM INPUT VOLTAGE (5 mV<sub>pp</sub>)






G011



OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND MAXIMUM INPUT VOLTAGE (2000 mV<sub>pp</sub>)




G012




#### **TYPICAL OPERATION CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C, and  $R_{VAR}$  = open (unless otherwise noted)



G013

Figure 15.



G014

Figure 16.

#### **APPLICATION INFORMATION**

Figure 17 shows a typical application circuit using the ONET1191P. The output amplitude can be adjusted with  $R_{VAR}$  and the LOS assert voltage is adjusted with  $R_{TH}$ .




Figure 17. Basic Application Circuit



11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
ONET1191PRGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	191P	Samples
ONET1191PRGTRG4	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	191P	Samples
ONET1191PRGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	191P	Samples
ONET1191PRGTTG4	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	191P	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

11-Apr-2013

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ONET1191PRGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ONET1191PRGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Aug-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ONET1191PRGTR	QFN	RGT	16	3000	338.1	338.1	20.6
ONET1191PRGTT	QFN	RGT	16	250	210.0	185.0	35.0

## **MECHANICAL DATA**



- Quad Flatpack, No-leads (QFN) package configuration. C. D.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



### RGT (S-PVQFN-N16)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION


This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated