

AN10945

174 MHz to 230 MHz DVB-T power amplifier with the BLF881

Rev. 01 — 18 November 2010

Application note

Document information

Info	Content
Keywords	BLF881, DVB-T, VHF, ACPR, LDMOS, power amplifier, linearity, efficiency, gain flatness, peak power
Abstract	This application note describes the design and performance of a 50 W DVB-T power amplifier for the 174 MHz to 230 MHz VHF band using the BLF881 power transistor. In particular, it compares the DVB-T performance for flat gain with best ACPR tuning.



Revision history

Rev	Date	Description
1	20101118	Initial version

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction


The BLF881 is a 50 V high power RF transistor based on NXP Semiconductor's high voltage LDMOS process. It is designed for use in the 470 MHz to 860 MHz UHF broadcast band, where it can deliver 140 W (peak sync) for analog TV and 33 W for DVB-T (8K).

When using the BLF881 in the VHF band, special attention is needed to achieve a broadband input match due to the high Q (6 at 174 MHz) at these lower input frequencies. With care, an input return loss better than 6 dB can be achieved across the 28 % fractional bandwidth.

Another issue at VHF frequencies is that the load pull contours for power, gain and efficiency are all relatively steep and distinct from each other, so the designer has to make significant trade-offs between linearity, efficiency and gain flatness for a broadband output network.

In this design, we compare two differently tuned outputs:

- Flat gain: where gain flatness is optimized over the band while balancing peak power at the band top and bottom, but sacrificing efficiency.
- Best ACPR: where ACPR and efficiency are optimized over the band, while balancing efficiency at the band top and bottom, but sacrificing gain flatness.



019aaa401

Output tuned for best ACPR.

Fig 1. The assembled DVB-T BLF881 amplifier

2. Test summary

The amplifier was characterized under the conditions shown in [Table 1](#).

Table 1. RF performance summary

Characteristic	Output tuned for	
	Flat gain	Best ACPR
Frequency range	174 MHz to 230 MHz	174 MHz to 230 MHz
Drain-Source voltage (V_{DS})	50 V	50 V
Quiescent drain current (I_{DQ})	0.5 A	0.5 A
Minimum input return loss	6 dB	6 dB
Peak DVB-T power	no CCDF data	55.2 dBm to 55.4 dBm
Peak pulse power at 202 MHz	53.4 dBm	52.4 dBm
ACPR at $P_L = 40$ W	-24 dB to -34 dB	-30 dB to -32 dB
DVB-T drain efficiency (η_D) at $P_L = 40$ W	23 % to 29 %	30 % to 37 %
Peak pulse efficiency at 202 MHz	50 %	63 %
Minimum gain at $P_L = 40$ W	30.5 dB	28.1 dB
Gain flatness	1.4 dB	5.9 dB

3. Design methodology

Initial input tuning was determined with an Agilent Advanced Design System (ADS) using the equivalent input circuit provided for UHF applications. When the amplifier did not tune as predicted by this model, it was found that the equivalent circuit was not accurate at lower frequencies. To more accurately model the device input impedance, ADS was used to measure the input impedance of the non-linear BLF881 model in a large-signal harmonic balance simulation. This modelled impedance data was then used to more accurately model the tuning of the amplifier's input network. The modelled input impedance data is shown in [Table 2](#).

Table 2. Modelled input impedance (Z_i)

$P_i = 10 \text{ dBm}$, $Z_L = 4 + j0 \Omega$, $V_{DS} = 50 \text{ V}$, $I_{Dq} = 0.5 \text{ A}$.


Frequency	Z_i
170 MHz	$1.2 - j7.2 \Omega$
200 MHz	$1.2 - j6.1 \Omega$
230 MHz	$1.2 - j5.3 \Omega$



The optimal load impedance was determined by a load pull analysis using ADS. The compromise load points were chosen to favour peak power, followed by efficiency, while ignoring gain flatness. A load impedance of $4 + j0 \Omega$ across the band met these criteria. The tuning of the output was then determined for this 4Ω load impedance using a linear small-signal analysis. The 56 pF capacitors used to short-circuit the second harmonic were also determined using this analysis.



The resulting output network needed only minor tuning to deliver the best ACPR results as shown in this application note. The flat gain tuned output was determined by iterative tuning after examination of the load pull data to see which way the load impedance had to move across the band.


4. RF performance

4.1 Best ACPR tuning












4.2 Flat gain tuning






Note that the peak power with flat gain tuning is up to 0.5 dB higher than with best ACPR tuning. Linearity (evident with poorer ACPR and more gain expansion with power) and efficiency are both significantly worse with flat gain tuning. A more suitable approach to

achieving flat gain than tuning the output is probably to use a simple gain slope network at the amplifier input. A frequency-selective lossy network could also be used to improve input return loss across the band.

The flat gain tuning was achieved with $C_8 = 2 \times 68 \text{ pF}$ (ATC 800B) mounted 33 mm from the start of the 4 mm output microstrip (compared to 82 pF and 41 mm, for best ACPR tuning) and $C_9 = 33 \text{ pF}$ (compared to 30 pF for best ACPR tuning).

5. PCB and schematic

The PCB was designed to accommodate either the BLF881 or the BLF573, a 300 W LDMOS RF power transistor designed for broadcast applications and industrial, scientific and medical applications in the HF to 500 MHz band.



019aaa411

PCB is a Rogers 5880, height = 0.79 mm, copper thickness = 35 μm .

Fig 11. PCB layout


Table 3. Bill of Materials

Component	Description	Value	Remarks
RF circuit			
C1, C21	capacitor; 100 V 5 % NPO; 0805	1 nF	ATC 800R
C2	capacitor; 100 V 5 % NPO; 0805	18 pF	ATC 100B
C3, C4, C5	capacitor; 100 V 5 % NPO; 0805	100 pF	-
C6, C7	capacitor; 500 V 5 % NPO	56 pF	-
C8	capacitor; 500 V 5 % NPO	82 pF	-
C9	capacitor; 500 V 5 % NPO	30 pF	-
C10, C31	capacitor; 500 V 5 % NPO	510 pF	-
C20, C25, C30, C34, C37	capacitor; 250 V 5 % NPO; 1210	10 nF	-
C22, C27	capacitor; 25 V 10 % X7R; 1206	10 µF	-
C23, C26	capacitor; 50 V 10 % X7R; 0805	100 nF	-
C24	capacitor; 25 V 10 % X7R; 0805	1 µF	-
C32	capacitor; 100 V 10 % X7R; 1210	100 nF	-
C33	capacitor; 100 V 10 % X7S; 2220	10 µF	TDK C5750X7S2A106M
C35	capacitor; 100 V 10 % X7R; 1206	1 µF	TDK C3216X7R2A105K
C36	capacitor; 63 V aluminium electrolytic	470 µF	-
L1	inductor; 5t; air	18.5 nH	Coilcraft A05T
L2, L5	ferrite bead; 5 A	45 Ω at 100 MHz	Fair-Rite 2743019447
L3	inductor; 3t; 20 AWG; 3 mm; ID	-	-
L4	inductor; 4t; 20 AWG; 4 mm; ID	-	-
R1, R2	resistor; 5 %; 100 ppm; CF; 0805	2.2 Ω	-
E1, E2	tab; Faston; 0.25 inch	-	-
Bias circuit			
L101, L102	ferrite bead; 200 mA; 0805	1 kΩ at 100 MHz	-
C101, C102, C105	capacitor; 50 V 10 % X7R; 0805	100 nF	-
C106	capacitor; 100 V 5 % NPO; 0805	1 nF	-
C103, C104, C107	capacitor; 50 V 10 % X7R; 0805	1 µF	-
C108	capacitor; 100 V 10 % X7R; 1210	2.2 µF	-
D101	LED; green; 1206	-	-
D102	LED; red; 1206	-	-
U101	voltage regulator	-	Linear LT3010EMS8E
U102	dual comparator	-	Linear LT6700CS6-3
Q101	transistor NPN; 45 V; 100 mA; GP	-	NXP BC847B
U103	rail-rail opamp	-	National LM7321MF
R106	potentiometer; 5t cermet	200 Ω	-
R3, R4	resistor; 5 %; 100 ppm; CF; 2010	1 Ω	positioned under L4
R112, R113, R117, R118	resistor; 1 %; 100 ppm; CF; 0805	10 kΩ	-
R104, R114, R115	resistor; 1 %; 100 ppm; CF; 0805	1.1 kΩ	-
R105	resistor; 1 %; 100 ppm; CF; 0805	2 kΩ	-

Table 3. Bill of Materials

Component	Description	Value	Remarks
R102, R103, R108	resistor; 1 %; 100 ppm; CF; 0805	432 Ω	-
R116	resistor; 1 %; 100 ppm; CF; 0805	52.3 k Ω	-
R109	resistor; 1 %; 100 ppm; CF; 0805	5.11 k Ω	-
R101	resistor; 1 %; 100 ppm; CF; 0805	0.0 Ω	-
R111	resistor; 1 %; 100 ppm; CF; 0805	88.7 k Ω	-
R110	resistor; 1 %; 100 ppm; CF; 0805	909 Ω	-
E101, E102	test point	-	-

174 MHz to 230 MHz DVB-T power amplifier with the BLF881



(1) These components are optional.

Fig 12. Bias circuit schematic

6. Abbreviations

Table 4. Abbreviations

Acronym	Description
ACPR	Adjacent Channel Power Ratio
CCDF	Complementary Cumulative Distribution Function
DVB-T	Digital Video Broadcast - Terrestrial
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
OFDM	Orthogonal Frequency Division Multiplex
PAE	Power Added Efficiency
PAR	Peak-to-Average power Ratio
PCB	Printed-Circuit Board

7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product

design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

8. Contents

1	Introduction	3
2	Test summary	4
3	Design methodology	5
4	RF performance	6
4.1	Best ACPR tuning.	6
4.2	Flat gain tuning.	9
5	PCB and schematic	11
6	Abbreviations	15
7	Legal information	16
7.1	Definitions	16
7.2	Disclaimers	16
7.3	Trademarks	16
8	Contents	17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 November 2010

Document identifier: AN10945