

# Kinetis K02 64 KB/128 KB Flash


100 MHz Cortex-M4 Based Microcontroller with FPU

Ideal for low-power applications that require processing efficiency. Shares the comprehensive enablement and scalability of the Kinetis family.

This product offers:

- Run power consumption down to 125  $\mu$ A/MHz
- Static power consumption down to 4.1  $\mu$ A with full state retention and 6  $\mu$ s wakeup. Lowest Static mode down to 150 nA.
- Excellent processing efficiency, 100 MHz ARM<sup>®</sup> Cortex<sup>®</sup>-M4-based device with floating-point unit in a tiny form factor

MK02FN128Vxx10  
MK02FN64Vxx10



## Performance

- 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhystone MIPS per MHz

## Memories and memory interfaces

- Up to 128 KB of embedded flash and 16 KB of RAM
- Preprogrammed Kinetis flashloader for one-time, in-system factory programming

## System peripherals

- Flexible low-power modes with multiple wake up sources
- 4-channel DMA controller
- Independent External and Software Watchdog monitor

## Clocks

- Crystal oscillator: 32-40 kHz or 3-32 MHz
- Three internal oscillators: 32 kHz, 4 MHz, and 48 MHz with FLL
- Multi-purpose clock generator

## Security and integrity modules

- Hardware CRC module
- 128-bit unique identification (ID) number per chip
- Flash access control to protect proprietary software

## Human-machine interface

- Up to 46 general-purpose I/O (GPIO)

## Analog modules

- One 16-bit SAR ADC
- One 12-bit DAC
- Two analog comparators (CMP) with 6-bit DAC
- Accurate internal voltage reference (not available in 32-pin QFN package)

## Communication interfaces

- One SPI module
- Two UART modules
- One I2C: Support for up to 400 kbit/s operation with maximum bus loading

## Timers

- One 6-channel motor control/general purpose/PWM timer
- Two 2-channel general-purpose timers with quadrature decoder functionality (FTM2 does not have external pins on the 32-pin QFN or the 48-pin LQFP package)
- Periodic interrupt timers
- 16-bit low-power timer
- Programmable delay block

## Operating Characteristics

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C

### Ordering Information


Part Number	Memory		Number of GPIOs
	Flash (KB)	SRAM (KB)	
MK02FN128VLH10	128	16	46
MK02FN128VLF10 <sup>1</sup>	128	16	35
MK02FN128VFM10	128	16	26
MK02FN64VLH10	64	16	46
MK02FN64VLF10 <sup>1</sup>	64	16	35
MK02FN64VFM10	64	16	26

1. This package offering is subject to removal.

### Related Resources

Type	Description
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.
Package drawing	Package dimensions are provided in package drawings.

[Figure 1](#) shows the functional modules in the chip.



**Figure 1. Functional block diagram**

/projects/Microcontrollers/devices/Senna/topics/block-diagram/variants-DO-NOT-EDIT/  
senna\_kv30\_128I\_functional

# Table of Contents

1 Ratings.....	5	3.3.2 IRC48M specifications.....	25
1.1 Thermal handling ratings.....	5	3.3.3 Oscillator electrical specifications.....	25
1.2 Moisture handling ratings.....	5	3.4 Memories and memory interfaces.....	28
1.3 ESD handling ratings.....	5	3.4.1 Flash electrical specifications.....	28
1.4 Voltage and current operating ratings.....	5	3.5 Security and integrity modules.....	29
2 General.....	6	3.6 Analog.....	29
2.1 AC electrical characteristics.....	6	3.6.1 ADC electrical specifications.....	29
2.2 Nonswitching electrical specifications.....	6	3.6.2 CMP and 6-bit DAC electrical specifications.....	34
2.2.1 Voltage and current operating requirements.....	6	3.6.3 12-bit DAC electrical characteristics.....	36
2.2.2 LVD and POR operating requirements.....	7	3.6.4 Voltage reference electrical specifications.....	39
2.2.3 Voltage and current operating behaviors.....	8	3.7 Timers.....	40
2.2.4 Power mode transition operating behaviors.....	9	3.8 Communication interfaces.....	40
2.2.5 Power consumption operating behaviors.....	10	3.8.1 DSPI switching specifications (limited voltage range).....	41
2.2.6 EMC radiated emissions operating behaviors.....	15	3.8.2 DSPI switching specifications (full voltage range).....	42
2.2.7 Designing with radiated emissions in mind.....	16	3.8.3 Inter-Integrated Circuit Interface (I2C) timing.....	44
2.2.8 Capacitance attributes.....	16	3.8.4 UART switching specifications.....	45
2.3 Switching specifications.....	16	4 Dimensions.....	45
2.3.1 Device clock specifications.....	16	4.1 Obtaining package dimensions.....	46
2.3.2 General switching specifications.....	17	5 Pinout.....	46
2.4 Thermal specifications.....	17	5.1 K02F Signal Multiplexing and Pin Assignments.....	46
2.4.1 Thermal operating requirements.....	17	5.2 K02F Pinouts.....	49
2.4.2 Thermal attributes.....	18	6 Ordering parts.....	51
3 Peripheral operating requirements and behaviors.....	19	6.1 Determining valid orderable parts.....	51
3.1 Core modules.....	19	7 Part identification.....	52
3.1.1 SWD electrics .....	19	7.1 Description.....	52
3.1.2 JTAG electrics.....	21	7.2 Format.....	52
3.2 System modules.....	23	7.3 Fields.....	52
3.3 Clock modules.....	23	7.4 Example.....	53
3.3.1 MCG specifications.....	23	8 Revision History.....	53

# 1 Ratings

## 1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	°C	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	°C	<a href="#">2</a>

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	<a href="#">1</a>

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	<a href="#">1</a>
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	<a href="#">2</a>
$I_{LAT}$	Latch-up current at ambient temperature of 105°C	-100	+100	mA	<a href="#">3</a>

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 1.4 Voltage and current operating ratings

## General

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
$I_{DD}$	Digital supply current	—	145	mA
$V_{DIO}$	Digital input voltage	-0.3	$V_{DD} + 0.3$	V
$V_{AIO}$	Analog <sup>1</sup>	-0.3	$V_{DD} + 0.3$	V
$I_D$	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

### 2.2 Nonswitching electrical specifications

#### 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	

Table continues on the next page...

**Table 1. Voltage and current operating requirements (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	$V_{SS}$ -to- $V_{SSA}$ differential voltage	-0.1	0.1	V	
$V_{IH}$	Input high voltage • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ • $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	$0.7 \times V_{DD}$ $0.75 \times V_{DD}$	— —	V V	
$V_{IL}$	Input low voltage • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ • $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	— —	$0.35 \times V_{DD}$ $0.3 \times V_{DD}$	V V	
$V_{HYS}$	Input hysteresis	$0.06 \times V_{DD}$	—	V	
$I_{ICIO}$	Analog and I/O pin DC injection current — single pin • $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection) • $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection)	-3 —	— +3	mA	1
$I_{ICcont}$	Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins • Negative current injection • Positive current injection	-25 —	— +25	mA	
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	2
$V_{RAM}$	$V_{DD}$ voltage required to retain RAM	1.2	—	V	

1. All analog and I/O pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{IO\_MIN}$  or greater than  $V_{IO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{IO\_MIN}-V_{IN})/|I_{ICIO}|$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{IO\_MAX})/|I_{ICIO}|$ . Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
2. Open drain outputs must be pulled to VDD.

## 2.2.2 LVD and POR operating requirements

**Table 2.  $V_{DD}$  supply LVD and POR operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{POR}$	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
$V_{LVW1H}$	Low-voltage warning thresholds — high range • Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	1

Table continues on the next page...

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>LVW2H</sub>	• Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	• Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	• Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	—	80	—	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	• Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	• Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	• Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	• Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	—	60	—	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising threshold is the sum of falling threshold and hysteresis voltage

### 2.2.3 Voltage and current operating behaviors

**Table 3. Voltage and current operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -5 mA • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -2.5 mA	V <sub>DD</sub> – 0.5 V <sub>DD</sub> – 0.5	— —	— —	V V	1
V <sub>OH</sub>	Output high voltage — High drive pad • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -20 mA • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -10 mA	V <sub>DD</sub> – 0.5 V <sub>DD</sub> – 0.5	— —	— —	V V	1
I <sub>OHT</sub>	Output high current total for all ports	—	—	100	mA	
V <sub>OL</sub>	Output low voltage — Normal drive pad • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 5 mA • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 2.5 mA	— —	— —	0.5 0.5	V V	1
V <sub>OL</sub>	Output low voltage — High drive pad	— —	— —	0.5 0.5	V V	1

Table continues on the next page...

**Table 3. Voltage and current operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	<ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OL} = 20 \text{ mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OL} = 10 \text{ mA}</math></li> </ul>					
$I_{OLT}$	Output low current total for all ports	—	—	100	mA	
$I_{IN}$	Input leakage current (per pin) for full temperature range <ul style="list-style-type: none"> <li>All pins other than high drive port pins</li> <li>High drive port pins</li> </ul>	—	0.002	0.5	$\mu\text{A}$	1, 2
$I_{IN}$	Input leakage current (total all pins) for full temperature range	—	—	1.0	$\mu\text{A}$	2
$R_{PU}$	Internal pullup resistors	20	—	50	$\text{k}\Omega$	3
$R_{PD}$	Internal pulldown resistors	20	—	50	$\text{k}\Omega$	4

- PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.
- Measured at  $V_{DD}=3.6\text{V}$
- Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{in} = V_{SS}$
- Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{in} = V_{DD}$

## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx → RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 72 MHz
- Bus clock = 36 MHz
- Flash clock = 24 MHz
- MCG mode: FEI

**Table 4. Power mode transition operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{POR}$	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	—	—	300	$\mu\text{s}$	1
	• VLLS0 → RUN	—	—	135	$\mu\text{s}$	
	• VLLS1 → RUN	—	—	135	$\mu\text{s}$	
	• VLLS2 → RUN	—	—	75	$\mu\text{s}$	

Table continues on the next page...

**Table 4. Power mode transition operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	• VLLS3 → RUN	—	—	75	μs	
	• LLS2 → RUN	—	—	6	μs	
	• LLS3 → RUN	—	—	6	μs	
	• VLPS → RUN	—	—	5.7	μs	
	• STOP → RUN	—	—	5.7	μs	

1. Normal boot (FTFA\_OPT[LPBOOT]=1)

## 2.2.5 Power consumption operating behaviors

The current parameters in the table below are derived from code executing a while(1) loop from flash, unless otherwise noted.

**Table 5. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	—	—	See note	mA	1
I <sub>DD_HSRUN</sub>	High Speed Run mode current - all peripheral clocks disabled, CoreMark benchmark code executing from flash • @ 1.8V • @ 3.0V	—	18.70 18.71	— —	mA mA	2, 3, 4
I <sub>DD_HSRUN</sub>	High Speed Run mode current - all peripheral clocks disabled, code executing from flash • @ 1.8V • @ 3.0V	—	18.13 18.19	— —	mA mA	4
I <sub>DD_HSRUN</sub>	High Speed Run mode current — all peripheral clocks enabled, code executing from flash • @ 1.8V • @ 3.0V	—	22.2 22.4	— —	mA mA	5
I <sub>DD_RUN</sub>	Run mode current in Compute operation — all peripheral clocks disabled, CoreMark benchmark code executing from flash	—	12.74 12.82	— —	mA mA	2, 3, 6

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

<b>Symbol</b>	<b>Description</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>	<b>Notes</b>
	<ul style="list-style-type: none"> <li>• @ 1.8V</li> <li>• @ 3.0V</li> </ul>					
I <sub>DD_RUN</sub>	Run mode current in compute operation — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"> <li>• @ 1.8V</li> <li>• @ 3.0V</li> </ul>	—	11.67	—	mA	6
		—	11.67	—	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"> <li>• @ 1.8V</li> <li>• @ 3.0V</li> </ul>	—	12.8	—	mA	7
		—	12.9	—	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash <ul style="list-style-type: none"> <li>• @ 1.8V</li> <li>• @ 3.0V</li> <li>• @ 25°C</li> <li>• @ 125°C</li> </ul>	—	14.8	—	mA	8
		—	14.9	—	mA	
		—	15.5	—	mA	
I <sub>DD_RUN</sub>	Run mode current — Compute operation, code executing from flash <ul style="list-style-type: none"> <li>• @ 1.8 V</li> <li>• @ 3.0 V</li> <li>• @ 25°C</li> <li>• @ 125°C</li> </ul>	—	12.1	—	mA	9
		—	12.2	—	mA	
		—	12.7	—	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V—all peripheral clocks disabled	—	5.5	—	mA	7
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	3.5	—	mA	10
I <sub>DD_VLPR</sub>	Very-low-power run mode current in Compute operation — all peripheral clocks disabled, CoreMark benchmark code executing from flash <ul style="list-style-type: none"> <li>• @ 1.8V</li> <li>• @ 3.0V</li> </ul>	—	0.58	—	mA	2, 11, 3
		—	0.59	—	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current in Compute operation — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"> <li>• @ 1.8V</li> <li>• @ 3.0V</li> </ul>	—	0.47	—	mA	11
		—	0.47	—	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	0.62	—	mA	12

*Table continues on the next page...*

**Table 5. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	—	0.76	—	mA	13
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	—	0.28	—	mA	14
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	0.26 0.30 0.43	0.39 0.63 0.77	mA mA mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	2.80 13.30 56.80	13.8 46.5 77.3	μA μA μA	
I <sub>DD_LLS3</sub>	Low leakage stop mode 3 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	2.5 10.4 44.9	5.7 25.6 75.7	μA μA μA	
I <sub>DD_LLS2</sub>	Low leakage stop mode 2 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	2.4 10.0 43.2	4.2 24.4 72.7	μA μA μA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	1.3 3.8 15.1	2.1 46.1 20.4	μA μA μA	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	1.3 3.1 12.0	1.8 24.9 16.2	μA μA μA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	0.63 1.7 7.6	1.1 3 9.6	μA μA μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled • @ -40 to 25°C	—	0.35	0.51	μA	

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	<ul style="list-style-type: none"> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	1.4	2.5	µA	
I <sub>DD_VLLS0</sub>	<p>Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled</p> <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	0.07	0.23	µA	
		—	1.1	2.2	µA	
		—	6.9	8.7	µA	


1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. Cache on and prefetch on, low compiler optimization
3. CoreMark benchmark compiled using IAR 7.2 with optimization level low
4. 100 MHz core and system clock, 50 MHz bus clock, and 25 MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled.
5. 100 MHz core and system clock, 50 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
6. 72 MHz core and system clock, 36 MHz bus clock and 24 MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled. Compute operation.
7. 72 MHz core and system clock, 36 MHz bus clock, and 24 MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
8. 72 MHz core and system clock, 36 MHz bus clock, and 24 MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
9. 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEI mode. Compute operation.
10. 25 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode.
11. 4 MHz core, system, and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. Compute operation. Code executing from flash.
12. 4 MHz core, system, and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
13. 4 MHz core, system, and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled, but peripherals are not in active operation. Code executing from flash.
14. 4 MHz core, system, and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior


The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA

## General



**Figure 3. Run mode supply current vs. core frequency**



**Figure 4. VLPR mode supply current vs. core frequency**

## 2.2.6 EMC radiated emissions operating behaviors

**Table 6. EMC radiated emissions operating behaviors for 64 LQFP package**

Parameter	Conditions	Clocks	Frequency range	Level (Typ.)	Unit	Notes
$V_{EME}$	Device configuration, test conditions and EM testing per standard IEC 61967-2. Supply voltage: VDD = 3.3 V Temp = 25°C	FSYS = 100 MHz FBUS = 50 MHz External crystal = 10 MHz	150 kHz–50 MHz	11	dBuV	1, 2, 3
			50 MHz–150 MHz	12		
			150 MHz–500 MHz	11		
			500 MHz–1000 MHz	8		
			IEC level	N		4

1. Measurements were made per IEC 61967-2 while the device was running typical application code.
2. Measurements were performed on 64LQFP version of the KV30-128L, PKV30F128VLH10.
3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
4. IEC Level Maximums: N ≤ 12dBmV, M ≤ 18dBmV, L ≤ 24dBmV, K ≤ 30dBmV, I ≤ 36dBmV.

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 2.2.8 Capacitance attributes

**Table 7. Capacitance attributes**

Symbol	Description	Min.	Max.	Unit
$C_{IN\_A}$	Input capacitance: analog pins	—	7	pF
$C_{IN\_D}$	Input capacitance: digital pins	—	7	pF

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

**Table 8. Device clock specifications**

Symbol	Description	Min.	Max.	Unit	Notes
<b>High Speed run mode</b>					
$f_{SYS}$	System and core clock	—	100	MHz	
$f_{BUS}$	Bus clock	—	50	MHz	
<b>Normal run mode (and High Speed run mode unless otherwise specified above)</b>					
$f_{SYS}$	System and core clock	—	72	MHz	
$f_{BUS}$	Bus clock	—	50	MHz	
$f_{FLASH}$	Flash clock	—	25	MHz	
$f_{LPTMR}$	LPTMR clock	—	25	MHz	
<b>VLPR mode<sup>1</sup></b>					
$f_{SYS}$	System and core clock	—	4	MHz	
$f_{BUS}$	Bus clock	—	4	MHz	
$f_{FLASH}$	Flash clock	—	1	MHz	
$f_{ERCLK}$	External reference clock	—	16	MHz	
$f_{LPTMR\_pin}$	LPTMR clock	—	25	MHz	
$f_{LPTMR\_ERCLK}$	LPTMR external reference clock	—	16	MHz	

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

## 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

**Table 9. General switching specifications**

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	<a href="#">1</a> , <a href="#">2</a>
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	—	ns	<a href="#">3</a>
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	—	ns	<a href="#">4</a>
	Port rise and fall time <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>	— — — — —	10 5 30 16	ns ns ns ns	<a href="#">5</a>

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
5. 25 pF load

## 2.4 Thermal specifications

## 2.4.1 Thermal operating requirements

**Table 10. Thermal operating requirements**

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

## 2.4.2 Thermal attributes

Board type	Symbol	Description	64 LQFP	48 LQFP	32 QFN	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	66	TBD	97	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	48	TBD	33	°C/W	1
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	54	TBD	81	°C/W	1
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	41	TBD	28	°C/W	1
—	R <sub>θJB</sub>	Thermal resistance, junction to board	30	TBD	13	°C/W	2
—	R <sub>θJC</sub>	Thermal resistance, junction to case	17	TBD	2.0	°C/W	3
—	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to	3	TBD	6	°C/W	4

Board type	Symbol	Description	64 LQFP	48 LQFP	32 QFN	Unit	Notes
		package top outside center (natural convection)					

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## NOTES:

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

#### 3.1.1 SWD electricals



Table 11. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	SWD_CLK frequency of operation			

Table continues on the next page...

**Table 11. SWD full voltage range electricals (continued)**

Symbol	Description	Min.	Max.	Unit
	• Serial wire debug	0	33	MHz
S2	SWD_CLK cycle period	1/S1	—	ns
S3	SWD_CLK clock pulse width • Serial wire debug	15	—	ns
S4	SWD_CLK rise and fall times	—	3	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	8	—	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	1.4	—	ns
S11	SWD_CLK high to SWD_DIO data valid	—	25	ns
S12	SWD_CLK high to SWD_DIO high-Z	5	—	ns

**Figure 5. Serial wire clock input timing****Figure 6. Serial wire data timing**

### 3.1.2 JTAG electricals

**Table 12. JTAG limited voltage range electricals**

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> </ul>	0	10	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> </ul>	50	—	ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	1	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid	—	19	ns
J12	TCLK low to TDO high-Z	—	19	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns



**Table 13. JTAG full voltage range electricals**



Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> </ul>	0	10	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> </ul>	50	—	ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns

*Table continues on the next page...*

**Table 13. JTAG full voltage range electricals (continued)**

Symbol	Description	Min.	Max.	Unit
J6	Boundary scan input data hold time after TCLK rise	1.4	—	ns
J7	TCLK low to boundary scan output data valid	—	27	ns
J8	TCLK low to boundary scan output high-Z	—	27	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	—	ns
J11	TCLK low to TDO data valid	—	26.2	ns
J12	TCLK low to TDO high-Z	—	26.2	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns

**Figure 7. Test clock input timing****Figure 8. Boundary scan (JTAG) timing**

**Figure 9. Test Access Port timing****Figure 10. TRST timing**

## 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

### 3.3.1 MCG specifications

Table 14. MCG specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{ints\_ft}$	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	—	32.768	—	kHz	
$\Delta f_{ints\_t}$	Total deviation of internal reference frequency (slow clock) over voltage and temperature	—	+0.5/-0.7	± 2	%	
$f_{ints\_t}$	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$\Delta f_{dco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	± 0.3	± 0.6	% $f_{dco}$	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	+0.5/-0.7	± 2	% $f_{dco}$	1, 2
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	—	± 0.3	± 1.5	% $f_{dco}$	1
$f_{intf\_ft}$	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	—	4	—	MHz	
$\Delta f_{intf\_ft}$	Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal VDD and 25 °C	—	+1/-2	± 5	% $f_{intf\_ft}$	
$f_{intf\_t}$	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	—	5	MHz	
$f_{loc\_low}$	Loss of external clock minimum frequency — RANGE = 00	(3/5) × $f_{ints\_t}$	—	—	kHz	
$f_{loc\_high}$	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) × $f_{ints\_t}$	—	—	kHz	
<b>FLL</b>						
$f_{fill\_ref}$	FLL reference frequency range	31.25	—	39.0625	kHz	
$f_{dco}$	DCO output frequency range	Low range (DRS=00) 640 × $f_{fill\_ref}$	20	20.97	25	MHz
		Mid range (DRS=01) 1280 × $f_{fill\_ref}$	40	41.94	50	MHz
		Mid-high range (DRS=10) 1920 × $f_{fill\_ref}$	60	62.91	75	MHz
		High range (DRS=11) 2560 × $f_{fill\_ref}$	80	83.89	100	MHz
$f_{dco\_t\_DMX3\_2}$	DCO output frequency	Low range (DRS=00) 732 × $f_{fill\_ref}$	—	23.99	—	MHz
		Mid range (DRS=01) 1464 × $f_{fill\_ref}$	—	47.97	—	MHz
		Mid-high range (DRS=10)	—	71.99	—	MHz

Table continues on the next page...

**Table 14. MCG specifications (continued)**

Symbol	Description		Min.	Typ.	Max.	Unit	Notes
		2197 × $f_{\text{fll\_ref}}$					
		High range (DRS=11)	—	95.98	—	MHz	
		2929 × $f_{\text{fll\_ref}}$					
$J_{\text{cyc\_fll}}$	FLL period jitter		—	—	—	ps	
	• $f_{\text{VCO}} = 48 \text{ MHz}$		—	180	—		
	• $f_{\text{VCO}} = 98 \text{ MHz}$			150			
$t_{\text{fll\_acquire}}$	FLL target frequency acquisition time	—	—	1	ms		7

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2.  $2.0 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{\text{dco\_t}}$ ) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 IRC48M specifications

**Table 15. IRC48M specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{\text{DD}}$	Supply voltage	1.71	—	3.6	V	
$I_{\text{DD48M}}$	Supply current	—	400	500	$\mu\text{A}$	
$f_{\text{irc48m}}$	Internal reference frequency	—	48	—	MHz	
$\Delta f_{\text{irc48m\_ol\_lv}}$	total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over temperature				$\%f_{\text{irc48m}}$	
		—	$\pm 0.5$	$\pm 1.5$		
$\Delta f_{\text{irc48m\_ol\_hv}}$	total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over temperature				$\%f_{\text{irc48m}}$	
		—	$\pm 0.5$	$\pm 1.0$		
$J_{\text{cyc\_irc48m}}$	Period Jitter (RMS)	—	35	150	ps	
$t_{\text{irc48mst}}$	Startup time	—	2	3	$\mu\text{s}$	1

1. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:
  - MCG operating in an external clocking mode and MCG\_C7[OSCSEL]=10, or
  - SIM\_SOPT2[PLLFLSEL]=11

### 3.3.3 Oscillator electrical specifications

#### 3.3.3.1 Oscillator DC electrical specifications

Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
$I_{DDOSC}$	Supply current — low-power mode (HGO=0)					
	• 32 kHz	—	500	—	nA	
	• 4 MHz	—	200	—	$\mu$ A	
	• 8 MHz (RANGE=01)	—	300	—	$\mu$ A	
	• 16 MHz	—	950	—	$\mu$ A	
	• 24 MHz	—	1.2	—	mA	
	• 32 MHz	—	1.5	—	mA	
$I_{DDOSC}$	Supply current — high-gain mode (HGO=1)					
	• 32 kHz	—	25	—	$\mu$ A	
	• 4 MHz	—	400	—	$\mu$ A	
	• 8 MHz (RANGE=01)	—	500	—	$\mu$ A	
	• 16 MHz	—	2.5	—	mA	
	• 24 MHz	—	3	—	mA	
	• 32 MHz	—	4	—	mA	
$C_x$	EXTAL load capacitance	—	—	—		2, 3
$C_y$	XTAL load capacitance	—	—	—		2, 3
$R_F$	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	—	—	M $\Omega$	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	M $\Omega$	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	—	—	M $\Omega$	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	M $\Omega$	
$R_S$	Series resistor — low-frequency, low-power mode (HGO=0)	—	—	—	k $\Omega$	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	—	k $\Omega$	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	—	—	k $\Omega$	
	Series resistor — high-frequency, high-gain mode (HGO=1)	—	0	—	k $\Omega$	

Table continues on the next page...

**Table 16. Oscillator DC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{pp}^5$	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	—	$V_{DD}$	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	—	$V_{DD}$	—	V	

1.  $V_{DD}=3.3$  V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x$  and  $C_y$  can be provided by using either integrated capacitors or external components.
4. When low-power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

### 3.3.3.2 Oscillator frequency specifications

**Table 17. Oscillator frequency specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{osc\_lo}$	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	—	40	kHz	
$f_{osc\_hi\_1}$	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	—	8	MHz	
$f_{osc\_hi\_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
$f_{ec\_extal}$	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
$t_{dc\_extal}$	Input clock duty cycle (external clock mode)	40	50	60	%	
$t_{cst}$	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	—	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL

## Peripheral operating requirements and behaviors

2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 18. NVM program/erase timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{hvpgm4}$	Longword Program high-voltage time	—	7.5	18	μs	—
$t_{hversscr}$	Sector Erase high-voltage time	—	13	113	ms	<a href="#">1</a>
$t_{hversall}$	Erase All high-voltage time	—	52	452	ms	<a href="#">1</a>

1. Maximum time based on expectations at cycling end-of-life.

#### 3.4.1.2 Flash timing specifications — commands

**Table 19. Flash command timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1sec2k}$	Read 1s Section execution time (flash sector)	—	—	60	μs	<a href="#">1</a>
$t_{pgmchk}$	Program Check execution time	—	—	45	μs	<a href="#">1</a>
$t_{rdrsrc}$	Read Resource execution time	—	—	30	μs	<a href="#">1</a>
$t_{pgm4}$	Program Longword execution time	—	65	145	μs	—
$t_{ersscr}$	Erase Flash Sector execution time	—	14	114	ms	<a href="#">2</a>
$t_{rd1all}$	Read 1s All Blocks execution time	—	—	0.9	ms	—
$t_{rdonce}$	Read Once execution time	—	—	30	μs	<a href="#">1</a>
$t_{pgmonce}$	Program Once execution time	—	100	—	μs	—
$t_{ersall}$	Erase All Blocks execution time	—	140	1150	ms	<a href="#">2</a>
$t_{vfykey}$	Verify Backdoor Access Key execution time	—	—	30	μs	<a href="#">1</a>

1. Assumes 25 MHz flash clock frequency.

- Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.4.1.3 Flash high voltage current behaviors

**Table 20. Flash high voltage current behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	—	1.5	4.0	mA

### 3.4.1.4 Reliability specifications

**Table 21. NVM reliability specifications**

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	—	years	—
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	—	years	—
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	—	cycles	<a href="#">2</a>

- Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- Cycling endurance represents number of program/erase cycles at -40 °C ≤ T<sub>j</sub> ≤ 125 °C.

## 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 22](#) and [Table 23](#) are achievable on the differential pins ADCx\_DP<sub>x</sub>, ADCx\_DM<sub>x</sub>.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

### 3.6.1.1 16-bit ADC operating conditions

Table 22. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )	-100	0	+100	mV	<sup>2</sup>
$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )	-100	0	+100	mV	<sup>2</sup>
$V_{REFH}$	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	
$V_{REFL}$	ADC reference voltage low		$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V	
$V_{ADIN}$	Input voltage	<ul style="list-style-type: none"> <li>• 16-bit differential mode</li> <li>• All other modes</li> </ul>	$V_{REFL}$ $V_{REFL}$	— —	31/32 * $V_{REFH}$ $V_{REFH}$	V	
$C_{ADIN}$	Input capacitance	<ul style="list-style-type: none"> <li>• 16-bit mode</li> <li>• 8-bit / 10-bit / 12-bit modes</li> </ul>	— —	8 4	10 5	pF	
$R_{ADIN}$	Input series resistance		—	2	5	kΩ	
$R_{AS}$	Analog source resistance (external)	13-bit / 12-bit modes $f_{ADCK} < 4$ MHz	—	—	5	kΩ	<sup>3</sup>
$f_{ADCK}$	ADC conversion clock frequency	≤ 13-bit mode	1.0	—	24.0	MHz	<sup>4</sup>
$f_{ADCK}$	ADC conversion clock frequency	16-bit mode	2.0	—	12.0	MHz	<sup>4</sup>
$C_{rate}$	ADC conversion rate	≤ 13-bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20	—	1200	Ksps	<sup>5</sup>
$C_{rate}$	ADC conversion rate	16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37	—	461	Ksps	<sup>5</sup>

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).




Figure 11. ADC input impedance equivalency diagram

### 3.6.1.2 16-bit ADC electrical characteristics

Table 23. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )


Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$I_{DDA\_ADC}$	Supply current		0.215	—	1.7	mA	<sup>3</sup>
$f_{ADACK}$	ADC asynchronous clock source	<ul style="list-style-type: none"> <li>• ADLPC = 1, ADHSC = 0</li> <li>• ADLPC = 1, ADHSC = 1</li> <li>• ADLPC = 0, ADHSC = 0</li> <li>• ADLPC = 0, ADHSC = 1</li> </ul>	1.2 2.4 3.0 4.4	2.4 4.0 5.2 6.2	3.9 6.1 7.3 9.5	MHz MHz MHz MHz	$t_{ADACK} = 1/f_{ADACK}$
	Sample Time	See Reference Manual chapter for sample times					
TUE	Total unadjusted error	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	— —	$\pm 4$ $\pm 1.4$	$\pm 6.8$ $\pm 2.1$	LSB <sup>4</sup>	<sup>5</sup>
DNL	Differential non-linearity	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	— —	$\pm 0.7$ $\pm 0.2$	-1.1 to +1.9 -0.3 to 0.5	LSB <sup>4</sup>	<sup>5</sup>

Table continues on the next page...


**Table 23. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
INL	Integral non-linearity	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	—	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	<sup>5</sup>
$E_{FS}$	Full-scale error	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	—	-4	-5.4	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}$ <sup>5</sup>
$E_Q$	Quantization error	<ul style="list-style-type: none"> <li>• 16-bit modes</li> <li>• ≤13-bit modes</li> </ul>	—	-1 to 0	—	LSB <sup>4</sup>	
ENOB	Effective number of bits	16-bit differential mode	12.8	14.5	—	bits	<sup>6</sup>
		<ul style="list-style-type: none"> <li>• Avg = 32</li> <li>• Avg = 4</li> </ul>	11.9	13.8	—	bits	
		16-bit single-ended mode	12.2	13.9	—	bits	
		<ul style="list-style-type: none"> <li>• Avg = 32</li> <li>• Avg = 4</li> </ul>	11.4	13.1	—	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 × ENOB + 1.76			dB	
THD	Total harmonic distortion	16-bit differential mode	—	-94	—	dB	<sup>7</sup>
		<ul style="list-style-type: none"> <li>• Avg = 32</li> </ul>	—	-85	—	dB	
SFDR	Spurious free dynamic range	16-bit differential mode	82	95	—	dB	<sup>7</sup>
		<ul style="list-style-type: none"> <li>• Avg = 32</li> </ul>	78	90	—	dB	
$E_{IL}$	Input leakage error	$I_{In} \times R_{AS}$				mV	$I_{In}$ = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	<sup>8</sup>
$V_{TEMP25}$	Temp sensor voltage	25 °C	706	716	726	mV	<sup>8</sup>

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
8. ADC conversion clock < 3 MHz



**Figure 12. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**




**Figure 13. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode**

### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 24. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	—	3.6	V
$I_{DDHS}$	Supply current, High-speed mode (EN=1, PMODE=1)	—	—	200	$\mu A$
$I_{DDLS}$	Supply current, low-speed mode (EN=1, PMODE=0)	—	—	20	$\mu A$
$V_{AIN}$	Analog input voltage	$V_{SS} - 0.3$	—	$V_{DD}$	V
$V_{AIO}$	Analog input offset voltage	—	—	20	mV
$V_H$	Analog comparator hysteresis <sup>1</sup>	—	5	—	mV
	• CR0[HYSTCTR] = 00	—	10	—	mV
	• CR0[HYSTCTR] = 01	—	20	—	mV
	• CR0[HYSTCTR] = 10	—	30	—	mV
	• CR0[HYSTCTR] = 11	—	—	—	—
$V_{CMPOh}$	Output high	$V_{DD} - 0.5$	—	—	V
$V_{CMPOl}$	Output low	—	—	0.5	V
$t_{DHS}$	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
$t_{DLS}$	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	—	—	40	$\mu s$
$I_{DAC6b}$	6-bit DAC current adder (enabled)	—	7	—	$\mu A$
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD} - 0.6$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$



**Figure 14. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)**




Figure 15. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements

Table 25. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$V_{DACP}$	Reference voltage	1.13	3.6	V	1
$C_L$	Output load capacitance	—	100	pF	2
$I_L$	Output load current	—	1	mA	

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.


### 3.6.3.2 12-bit DAC operating behaviors

**Table 26. 12-bit DAC operating behaviors**


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA\_DACL\ P}$	Supply current — low-power mode	—	—	330	µA	
$I_{DDA\_DACH\ P}$	Supply current — high-speed mode	—	—	1200	µA	
$t_{DACLP}$	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	µs	1
$t_{DACHP}$	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	µs	1
$t_{CCDACL\ P}$	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	µs	1
$V_{dacoutl}$	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	
$V_{dacouth}$	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF	$V_{DACR} - 100$	—	$V_{DACR}$	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — $V_{DACR} > 2\text{ V}$	—	—	±1	LSB	3
DNL	Differential non-linearity error — $V_{DACR} = V_{REF\_OUT}$	—	—	±1	LSB	4
$V_{OFFSET}$	Offset error	—	±0.4	±0.8	%FSR	5
$E_G$	Gain error	—	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \geq 2.4\text{ V}$	60	—	90	dB	
$T_{CO}$	Temperature coefficient offset voltage	—	3.7	—	µV/C	6
$T_{GE}$	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
$R_{op}$	Output resistance (load = 3 kΩ)	—	—	250	Ω	
SR	Slew rate -80h → F7Fh → 80h <ul style="list-style-type: none"> <li>• High power (<math>SP_{HP}</math>)</li> <li>• Low power (<math>SP_{LP}</math>)</li> </ul>	1.2 0.05	1.7 0.12	—	V/µs	
BW	3dB bandwidth <ul style="list-style-type: none"> <li>• High power (<math>SP_{HP}</math>)</li> <li>• Low power (<math>SP_{LP}</math>)</li> </ul>	550 40	— —	— —	kHz	

1. Settling within ±1 LSB
2. The INL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
3. The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
4. The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4\text{ V}$
5. Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV
6.  $V_{DDA} = 3.0\text{ V}$ , reference select set for  $V_{DDA}$  ( $DACx\_CO:DACRFS = 1$ ), high power mode ( $DACx\_C0:LPEN = 0$ ), DAC set to 0x800, temperature range is across the full range of the device

## Peripheral operating requirements and behaviors



**Figure 16. Typical INL error vs. digital code**

**Figure 17. Offset at half scale vs. temperature**

### 3.6.4 Voltage reference electrical specifications

**Table 27. VREF full-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$T_A$	Temperature	Operating temperature range of the device		°C	
$C_L$	Output load capacitance	100		nF	<a href="#">1</a> , <a href="#">2</a>

1.  $C_L$  must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

**Table 28. VREF full-range operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25°C	1.1920	1.1950	1.1980	V	<a href="#">1</a>
$V_{out}$	Voltage reference output with user trim at nominal $V_{DDA}$ and temperature=25°C	1.1945	1.1950	1.1955	V	<a href="#">1</a>
$V_{step}$	Voltage reference trim step	—	0.5	—	mV	<a href="#">1</a>
$V_{tdrift}$	Temperature drift (Vmax -Vmin across the full temperature range)	—	—	15	mV	<a href="#">1</a>
$I_{bg}$	Bandgap only current	—	—	80	$\mu A$	
$I_{lp}$	Low-power buffer current	—	—	360	$\mu A$	<a href="#">1</a>
$I_{hp}$	High-power buffer current	—	—	1	mA	<a href="#">1</a>
$\Delta V_{LOAD}$	Load regulation • current = $\pm 1.0$ mA	—	200	—	$\mu V$	<a href="#">1, 2</a>
$T_{stup}$	Buffer startup time	—	—	100	$\mu s$	
$T_{chop\_osc\_st\_up}$	Internal bandgap start-up delay with chop oscillator enabled	—	—	35	ms	
$V_{vdrift}$	Voltage drift (Vmax -Vmin across the full voltage range)	—	2	—	mV	<a href="#">1</a>

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 29. VREF limited-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$T_A$	Temperature	0	70	$^{\circ}C$	

**Table 30. VREF limited-range operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{tdrift}$	Temperature drift ( $V_{max} - V_{min}$ across the limited temperature range)	—	10	mV	

### 3.7 Timers

See [General switching specifications](#).

### 3.8 Communication interfaces


### 3.8.1 DSPI switching specifications (limited voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 31. Master mode DSPI timing (limited voltage range)**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	25	MHz	
DS1	DSPI_SCK output cycle time	$2 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 2$	—	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 2$	—	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	—	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	16.2	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	


1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 18. DSPI classic SPI timing — master mode**

**Table 32. Slave mode DSPI timing (limited voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation	—	12.5	MHz
DS9	DSPI_SCK input cycle time	$4 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	21.4	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.6	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	17	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	17	ns

**Figure 19. DSPI classic SPI timing — slave mode**

### 3.8.2 DSPI switching specifications (full voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 33. Master mode DSPI timing (full voltage range)**


Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	<a href="#">1</a>
	Frequency of operation	—	12.5	MHz	

Table continues on the next page...


**Table 33. Master mode DSPI timing (full voltage range) (continued)**

Num	Description	Min.	Max.	Unit	Notes
DS1	DSPI_SCK output cycle time	$4 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 4$	—	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 4$	—	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	—	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24.6	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

**Figure 20. DSPI classic SPI timing — master mode****Table 34. Slave mode DSPI timing (full voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	—	6.25	MHz
DS9	DSPI_SCK input cycle time	$8 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	29.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	3.2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	25	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	25	ns



**Figure 21. DSPI classic SPI timing — slave mode**

### 3.8.3 Inter-Integrated Circuit Interface ( $I^2C$ ) timing

**Table 35.  $I^2C$  timing**

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	$f_{SCL}$	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	$t_{HD; STA}$	4	—	0.6	—	$\mu s$
LOW period of the SCL clock	$t_{LOW}$	4.7	—	1.3	—	$\mu s$
HIGH period of the SCL clock	$t_{HIGH}$	4	—	0.6	—	$\mu s$
Set-up time for a repeated START condition	$t_{SU; STA}$	4.7	—	0.6	—	$\mu s$
Data hold time for $I^2C$ bus devices	$t_{HD; DAT}$	0 <sup>1</sup>	3.45 <sup>2</sup>	0 <sup>3</sup>	0.9 <sup>1</sup>	$\mu s$
Data set-up time	$t_{SU; DAT}$	250 <sup>4</sup>	—	100 <sup>2, 5</sup>	—	ns
Rise time of SDA and SCL signals	$t_r$	—	1000	20 + 0.1C <sub>b</sub> <sup>6</sup>	300	ns
Fall time of SDA and SCL signals	$t_f$	—	300	20 + 0.1C <sub>b</sub> <sup>5</sup>	300	ns
Set-up time for STOP condition	$t_{SU; STO}$	4	—	0.6	—	$\mu s$
Bus free time between STOP and START condition	$t_{BUF}$	4.7	—	1.3	—	$\mu s$
Pulse width of spikes that must be suppressed by the input filter	$t_{SP}$	N/A	N/A	0	50	ns


1. The master mode  $I^2C$  deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
2. The maximum  $t_{HD; DAT}$  must be met only if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal.
3. Input signal Slew = 10 ns and Output Load = 50 pF
4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
5. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \geq 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such

- a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU}$ ;  $DAT = 1000 + 250 = 1250$  ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
6.  $C_b$  = total capacitance of the one bus line in pF.

**Table 36. I<sup>2</sup>C 1MHz timing**

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	$f_{SCL}$	0	1	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	$t_{HD; STA}$	0.26	—	μs
LOW period of the SCL clock	$t_{LOW}$	0.5	—	μs
HIGH period of the SCL clock	$t_{HIGH}$	0.26	—	μs
Set-up time for a repeated START condition	$t_{SU; STA}$	0.26	—	μs
Data hold time for I <sub>2</sub> C bus devices	$t_{HD; DAT}$	0	—	μs
Data set-up time	$t_{SU; DAT}$	50	—	ns
Rise time of SDA and SCL signals	$t_r$	$20 + 0.1C_b^{1/2}$	120	ns
Fall time of SDA and SCL signals	$t_f$	$20 + 0.1C_b^{-1/2}$	120	ns
Set-up time for STOP condition	$t_{SU; STO}$	0.26	—	μs
Bus free time between STOP and START condition	$t_{BUF}$	0.5	—	μs
Pulse width of spikes that must be suppressed by the input filter	$t_{SP}$	0	50	ns

1.  $C_b$  = total capacitance of the one bus line in pF.

**Figure 22. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus**

### 3.8.4 UART switching specifications

See [General switching specifications](#).

## 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ARE10566D
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W

## 5 Pinout

### 5.1 K02F Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

The 48-pin LQFP package offering is subject to removal.

64 LQFP	48 LQFP	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	—	—	PTE0/ CLKOUT32K	DISABLED		PTE0/ CLKOUT32K		UART1_TX				
2	—	—	PTE1/ LLWU_P0	DISABLED		PTE1/ LLWU_P0		UART1_RX				
3	1	1	VDD	VDD	VDD							
4	2	2	VSS	VSS	VSS							
5	3	3	PTE16	ADC0_SE4a/ ADC0_DP1	ADC0_SE4a/ ADC0_DP1	PTE16	SPI0_PCS0	UART1_TX	FTM_CLKIN0		FTM0_FLT3	
6	4	4	PTE17	ADC0_SE5a/ ADC0_DM1	ADC0_SE5a/ ADC0_DM1	PTE17	SPI0_SCK	UART1_RX	FTM_CLKIN1		LPTMR0_ ALT3	
7	5	5	PTE18	ADC0_SE6a/ ADC0_DP2	ADC0_SE6a/ ADC0_DP2	PTE18	SPI0_SOUT	UART1_CTS_b	I2C0_SDA			
8	6	6	PTE19	ADC0_SE7a/ ADC0_DM2	ADC0_SE7a/ ADC0_DM2	PTE19	SPI0_SIN	UART1_RTS_b	I2C0_SCL			
9	7	—	ADC0_DP0	ADC0_DP0	ADC0_DP0							

64 LQFP	48 LQFP	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
10	8	—	ADC0_DM0	ADC0_DM0	ADC0_DM0							
11	—	—	ADC0_DP3	ADC0_DP3	ADC0_DP3							
12	—	—	ADC0_DM3	ADC0_DM3	ADC0_DM3							
13	9	7	VDDA	VDDA	VDDA							
14	10	7	VREFH	VREFH	VREFH							
15	11	8	VREFL	VREFL	VREFL							
16	12	8	VSSA	VSSA	VSSA							
17	13	—	VREF_OUT/ CMP1_IN5/ CMPO_IN5	VREF_OUT/ CMP1_IN5/ CMPO_IN5	VREF_OUT/ CMP1_IN5/ CMPO_IN5							
18	14	9	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23							
19	—	—	CMP0_IN4	CMP0_IN4	CMP0_IN4							
20	15	10	PTE24	ADC0_SE17	ADC0_SE17	PTE24				I2C0_SCL	EWM_OUT_b	
21	16	11	PTE25	ADC0_SE18	ADC0_SE18	PTE25				I2C0_SDA	EWM_IN	
22	17	12	PTA0	JTAG_TCLK/ SWD_CLK		PTA0	UART0_CTS_b	FTM0_CH5				JTAG_TCLK/ SWD_CLK
23	18	13	PTA1	JTAG_TDI		PTA1	UART0_RX					JTAG_TDI
24	19	14	PTA2	JTAG_TDO/ TRACE_SWO		PTA2	UART0_TX					JTAG_TDO/ TRACE_SWO
25	20	15	PTA3	JTAG_TMS/ SWD_DIO		PTA3	UART0_RTS_b	FTM0_CH0				JTAG_TMS/ SWD_DIO
26	21	16	PTA4/ LLWU_P3	NMI_b		PTA4/ LLWU_P3		FTM0_CH1				NMI_b
27	—	—	PTA5	DISABLED		PTA5		FTM0_CH2				JTAG_TRST_b
28	—	—	PTA12	DISABLED		PTA12		FTM1_CH0				FTM1_QD_PHA
29	—	—	PTA13/ LLWU_P4	DISABLED		PTA13/ LLWU_P4		FTM1_CH1				FTM1_QD_PHB
30	22	—	VDD	VDD	VDD							
31	23	—	VSS	VSS	VSS							
32	24	17	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0			
33	25	18	PTA19	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN1		LPTMR0_ALT1	
34	26	19	RESET_b	RESET_b	RESET_b							
35	27	20	PTB0/ LLWU_P5	ADC0_SE8	ADC0_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_PHA	
36	28	21	PTB1	ADC0_SE9	ADC0_SE9	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_PHB	
37	29	—	PTB2	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	UART0_RTS_b			FTM0_FLT3	

## Pinout

64 LQFP	48 LQFP	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
38	30	—	PTB3	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	UART0_CTS_b			FTM0_FLT0	
39	31	—	PTB16	DISABLED		PTB16		UART0_RX	FTM_CLKIN0		EWM_IN	
40	32	—	PTB17	DISABLED		PTB17		UART0_TX	FTM_CLKIN1		EWM_OUT_b	
41	—	—	PTB18	DISABLED		PTB18		FTM2_CH0			FTM2_QD_PHA	
42	—	—	PTB19	DISABLED		PTB19		FTM2_CH1			FTM2_QD_PHB	
43	33	—	PTC0	ADC0_SE14	ADC0_SE14	PTC0	SPI0_PCS4	PDB0_EXTRG				
44	34	22	PTC1/ LLWU_P6	ADC0_SE15	ADC0_SE15	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_b	FTM0_CH0			
45	35	23	PTC2	ADC0_SE4b/ CMP1_IN0	ADC0_SE4b/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_CTS_b	FTM0_CH1			
46	36	24	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT		
47	—	—	VSS	VSS	VSS							
48	—	—	VDD	VDD	VDD							
49	37	25	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	
50	38	26	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ALT2			CMP0_OUT	FTM0_CH2
51	39	27	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTRG				
52	40	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN					
53	—	—	PTC8	CMP0_IN2	CMP0_IN2	PTC8						
54	—	—	PTC9	CMP0_IN3	CMP0_IN3	PTC9					FTM2_FLT0	
55	—	—	PTC10	DISABLED		PTC10						
56	—	—	PTC11/ LLWU_P11	DISABLED		PTC11/ LLWU_P11						
57	41	—	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0					
58	42	—	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK					
59	43	—	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT				I2C0_SCL	
60	44	—	PTD3	DISABLED		PTD3	SPI0_SIN				I2C0_SDA	
61	45	29	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UART0_RTS_b	FTM0_CH4		EWM_IN	
62	46	30	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UART0_CTS_b	FTM0_CH5		EWM_OUT_b	
63	47	31	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH0		FTM0_FLT0	
64	48	32	PTD7	DISABLED		PTD7		UART0_TX	FTM0_CH1		FTM0_FLT1	

## 5.2 K02F Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.





Figure 23. K02F 64 LQFP Pinout Diagram


## Pinout



**Figure 24. K02F 48 LQFP Pinout Diagram**

### NOTE

The 48-pin LQFP package offering is subject to removal.



**Figure 25. K02F 32 QFN Pinout Diagram**

## 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PK02 and MK02 .

## 7 Part identification

### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 7.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> <li>M = Fully qualified, general market flow, full reel</li> <li>P = Prequalification</li> <li>K = Fully qualified, general market flow, 100 piece reel</li> </ul>
K##	Kinetis family	<ul style="list-style-type: none"> <li>K02</li> </ul>
A	Key attribute	<ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
M	Flash memory type	<ul style="list-style-type: none"> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>
FFF	Program flash memory size	<ul style="list-style-type: none"> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> </ul>
R	Silicon revision	<ul style="list-style-type: none"> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
T	Temperature range (°C)	<ul style="list-style-type: none"> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul style="list-style-type: none"> <li>FM = 32 QFN (5 mm x 5 mm)</li> </ul>

*Table continues on the next page...*

Field	Description	Values
		<ul style="list-style-type: none"> <li>• LF = 48 LQFP (7 mm x 7 mm)</li> <li>• LH = 64 LQFP (10 mm x 10 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"> <li>• 5 = 50 MHz</li> <li>• 7 = 72 MHz</li> <li>• 10 = 100 MHz</li> <li>• 12 = 120 MHz</li> <li>• 15 = 150 MHz</li> </ul>
N	Packaging type	<ul style="list-style-type: none"> <li>• R = Tape and reel</li> </ul>

## 7.4 Example

This is an example part number:

MK02FN128VLH10

## 8 Revision History

The following table provides a revision history for this document.

**Table 37. Revision History**

Rev. No.	Date	Substantial Changes
2	8/2014	<ul style="list-style-type: none"> <li>• On p. 1, under "Memories and memory interfaces," added bullet, "Preprogrammed Kinetis flashloader for one-time, in-system factory programming"</li> <li>• On p. 1, added parenthetical element to the following bullet under "Analog modules": <i>Accurate internal voltage reference (not available for 32-pin QFN package)</i></li> <li>• On p. 1, added parenthetical element to the following bullet under "Timers": <i>Two 2-channel motor-control general-purpose timers with quadrature decoder functionality (FTM2 does not have external pins on the 32-pin QFN or the 48-pin LQFP package)</i></li> <li>• In "Voltage and current operating ratings" section, updated digital supply current maximum value</li> <li>• In "Voltage and current operating behaviors" section, updated input leakage information</li> <li>• In "Power consumption operating behaviors table": <ul style="list-style-type: none"> <li>• Updated existing typical and maximum power measurements</li> <li>• Added new typical power measurements for the following: <ul style="list-style-type: none"> <li>• IDD_HSRUN (High Speed Run mode, all peripheral clocks disabled, current executing CoreMark code)</li> <li>• IDD_HSRUN (High Speed Run mode, all peripheral clocks disabled, current executing while(1) loop)</li> <li>• IDD_RUN (Run mode current in Compute operation, all peripheral clocks disabled, executing CoreMark code)</li> </ul> </li> </ul> </li> </ul>

*Table continues on the next page...*

## Revision History

**Table 37. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"><li>• IDD_RUN (Run mode current in Compute operation, all peripheral clocks disabled, executing while(1) loop)</li><li>• IDD_VLPR (Very Low Power mode current in Compute operation, all peripheral clocks disabled, executing CoreMark code)</li><li>• IDD_VLPR (Very Low Power Run mode current in Compute operation, all peripheral clocks disabled, executing while(1) loop)</li><li>• Updated section, "EMC radiated emissions operating behaviors for 64 LQFP package"</li><li>• In "Thermal attributes" section, added 64-pin LQFP and 32-pin QFN package values</li><li>• Updated "MCG specifications" table</li><li>• Updated "VREF full-range operating behaviors" table</li><li>• In the "Part identification" section, added "Format" and "Fields" subsections</li></ul>
1	3/2014	Initial public release

**How to Reach Us:**

**Home Page:**  
[freescale.com](http://freescale.com)

**Web Support:**  
[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

“Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2014 Freescale Semiconductor, Inc.

Document Number K02P64M100SFA  
Revision 2, 8/2014

