

Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C

Latch-Up Performance Exceeds 250 mA Per

2000-V Human-Body Model (A114-A)

1000-V Charged-Device Model (C101)

**PW PACKAGE** 

(TOP VIEW)

14 V<sub>CC</sub> 13 40E

12 4A

11 4Y

9 3A

8 3Y

10 30E

200-V Machine Model (A115-A)

ESD Protection Exceeds JESD 22

1OE

1A 🛛 2

1Y **1**3

20E 4

2Y 🛛 6

GND

2A 🛛 5

7

JESD 17

## FEATURES

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>nd</sub> of 4.8 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

## **DESCRIPTION/ORDERING INFORMATION**

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable  $(\overline{OE})$  input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKA	GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – PW	Reel of 2000	SN74LVC125AIPWREP	C125AEP
–55°C to 125°C	TSSOP – PW	Reel of 2000	SN74LVC125AMPWREP <sup>(2)</sup>	125AMEP
-55°C 10 125°C	SOIC – D	Reel of 2500	SN74LVC125AMDREP	125AMEP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) Product Preview

### FUNCTION TABLE (EACH BUFFER)

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN74LVC125A-EP QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS739C-DECEMBER 2003-REVISED DECEMBER 2006

## LOGIC DIAGRAM (POSITIVE LOGIC)





## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range			-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>	Input voltage range <sup>(2)</sup>				V
Vo	Output voltage range <sup>(2)(3)</sup>			-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA
I <sub>O</sub>	Continuous output current				±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>				113	°C/W
T <sub>stg</sub>	Storage temperature range	-65	150	°C		

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of VCC is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT	
	Supply voltage	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5	1.5		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$			
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.	$35 \times V_{CC}$		
∕ <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
/ <sub>1</sub>	Input voltage		0	5.5	V	
/ <sub>0</sub>	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
	Lich lovel output ourrent	V <sub>CC</sub> = 2.3 V		-8	mA	
ОН	High-level output current	$V_{CC} = 2.7 V$		-12	ШA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		8	~ ^	
OL	Low-level output current	$V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24		
∆t/∆v	Input transition rise or fall rate			8	ns/V	
-		I suffix	-40	85	°C	
Γ <sub>A</sub>	Operating free-air temperature	M suffix	-55	125	-0	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	$V_{CC} - 0.2$			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
N/	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			V
V <sub>OH</sub>	1. 10 m	2.7 V	2.2			v
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45	
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	2.3 V			0.7	V
	I <sub>OL</sub> = 12 mA	2.7 V			0.4	
	I <sub>OL</sub> = 24 mA	3 V			0.55	
I <sub>I</sub>	$V_I = 5.5 V \text{ or GND}$	3.6 V			±5	μA
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or } GND$	3.6 V			±10	μA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			10	μΑ
$\Delta I_{CC}$	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500	μA
C <sub>i</sub>	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		5		pF

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

## SN74LVC125A-EP QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS739C-DECEMBER 2003-REVISED DECEMBER 2006



### **Switching Characteristics**

over -40°C to 85°C (I-temp) operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)		TO (OUTPUT)	V <sub>CC</sub> = 1.65 V		V <sub>CC</sub> = 2.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Y		12.3		6.3		5.5		4.8	ns
t <sub>en</sub>	OE	Y		14.3		7.4		6.6		5.4	ns
t <sub>dis</sub>	OE	Y		11.1		5.6		5		4.6	ns
t <sub>sk(o)</sub>										1	ns

## **Switching Characteristics**

over -55°C to 125°C (M-temp) operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	AETER FROM (INPUT)		V <sub>CC</sub> = 1.	65 V	V <sub>CC</sub> =	2.3 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 8 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Y		12.3		8		7		5.8	ns
t <sub>en</sub>	OE	Y		14.3		9		8.5		6.5	ns
t <sub>dis</sub>	OE	Y		11.1		5.6		6		5.6	ns
t <sub>sk(o)</sub>										1	ns

## **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
$C_{pd}$	Power dissipation capacitance per gate	f = 10 MHz	7.4	11.3	15	pF

## SN74LVC125A-EP QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS


SCAS739C-DECEMBER 2003-REVISED DECEMBER 2006

### PARAMETER MEASUREMENT INFORMATION





TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	VLOAD
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS			-	_	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	VM	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
$\textbf{1.8 V} \pm \textbf{0.15 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



VOLTAGE WAVEFORMS PULSE DURATION





#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A.  $C_{\text{L}}$  includes probe and jig capacitance.

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z\_O = 50  $\Omega$
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuit and Voltage Waveforms



11-Apr-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74LVC125AIPWREP	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C125AEP	Samples
SN74LVC125AMDREP	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	125AMEP	Samples
V62/04656-01XE	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C125AEP	Samples
V62/04656-02YE	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	125AMEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

11-Apr-2013

#### OTHER QUALIFIED VERSIONS OF SN74LVC125A-EP :

• Catalog: SN74LVC125A

• Automotive: SN74LVC125A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com

## TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal								
	Device	Package	Package			Reel Diameter	Reel Width	Ī

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC125AIPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125AMDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC125AIPWREP	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC125AMDREP	SOIC	D	14	2500	333.2	345.9	28.6

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications					
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive				
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications				
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers				
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps				
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy				
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial				
Interface	interface.ti.com	Medical	www.ti.com/medical				
Logic	logic.ti.com	Security	www.ti.com/security				
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense				
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video				
RFID	www.ti-rfid.com						
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com				
Wireless Connectivity	www.ti.com/wirelessconnectivity						

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated