

Stellaris[®] LM3S301 Microcontroller

DATA SHEET

DS-LM3S301-15852.2743 SPMS065I Copyright © 2007-2014 Texas Instruments Incorporated

Copyright

Copyright © 2007-2014 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare[®] are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated 108 Wild Basin, Suite 350 Austin, TX 78746 http://www.ti.com/stellaris http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm





Table of Contents

Revision His	story	
About This I	Document	
Audience		23
About This Ma	anual	23
Related Docur	ments	23
Documentatio	n Conventions	24
1	Architectural Overview	
1.1	Product Features	26
1.2	Target Applications	32
1.3	High-Level Block Diagram	33
1.4	Functional Overview	35
1.4.1	ARM Cortex™-M3	35
1.4.2	Motor Control Peripherals	36
1.4.3	Analog Peripherals	36
1.4.4	Serial Communications Peripherals	37
1.4.5	System Peripherals	38
1.4.6	Memory Peripherals	39
1.4.7	Additional Features	39
1.4.8	Hardware Details	39
1.4.9	System Block Diagram	41
2	The Cortex-M3 Processor	
2.1	Block Diagram	
2.2	Overview	
2.2.1	System-Level Interface	
2.2.2	Integrated Configurable Debug	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	Cortex-M3 System Component Details	
2.3	Programming Model	
2.3.1	Processor Mode and Privilege Levels for Software Execution	
2.3.2	Stacks	
2.3.3	Register Map	
2.3.4	Register Descriptions	
2.3.5	Exceptions and Interrupts	
2.3.6	Data Types	
2.4	Memory Model	
2.4.1	Memory Regions, Types and Attributes	
2.4.2	Memory System Ordering of Memory Accesses	
2.4.3	Behavior of Memory Accesses	
2.4.4	Software Ordering of Memory Accesses	
2.4.5	Bit-Banding	
2.4.6	Data Storage	
2.4.7	Synchronization Primitives	
2.5	Exception Model	
2.5.1	Exception States	
2.5.2	Exception Types	

2.5.3	Exception Handlers	72
2.5.4	Vector Table	73
2.5.5	Exception Priorities	74
2.5.6	Interrupt Priority Grouping	74
2.5.7	Exception Entry and Return	74
2.6	Fault Handling	76
2.6.1	Fault Types	77
2.6.2	Fault Escalation and Hard Faults	77
2.6.3	Fault Status Registers and Fault Address Registers	78
2.6.4	Lockup	78
2.7	Power Management	79
2.7.1	Entering Sleep Modes	79
2.7.2	Wake Up from Sleep Mode	79
2.8	Instruction Set Summary	80
3	Cortex-M3 Peripherals	84
3.1	Functional Description	
3.1.1	System Timer (SysTick)	84
3.1.2	Nested Vectored Interrupt Controller (NVIC)	
3.1.3	System Control Block (SCB)	
3.1.4	Memory Protection Unit (MPU)	
3.2	Register Map	
3.3	System Timer (SysTick) Register Descriptions	93
3.4	NVIC Register Descriptions	97
3.5	System Control Block (SCB) Register Descriptions	
3.6	Memory Protection Unit (MPU) Register Descriptions	132
3.6 4	JTAG Interface	
		. 142
4	JTAG Interface	. 142 143
4 4.1	JTAG Interface Block Diagram	. 142 143 143
4 4.1 4.2	JTAG Interface	. 142 143 143 144 144
4 4.1 4.2 4.3	JTAG Interface	. 142 143 143 144 144
4 4.1 4.2 4.3 4.3.1	JTAG Interface	. 142 143 143 144 144 145
4 4.1 4.2 4.3 4.3.1 4.3.2	JTAG Interface	. 142 143 143 144 144 145 146 146
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3	JTAG Interface	. 142 143 143 144 144 145 146 146
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5	JTAG Interface	. 142 143 144 144 145 146 146 148 148
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4	JTAG Interface	. 142 143 144 144 145 146 146 148 148
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5	JTAG Interface	. 142 143 143 144 144 145 146 146 148 148 148
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1	JTAG Interface	. 142 143 144 144 145 146 146 148 148 148 148
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2	JTAG Interface	. 142 143 144 144 145 146 146 148 148 148 150 150
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2	JTAG Interface	. 142 . 143 . 144 . 144 . 144 . 145 . 146 . 146 . 148 . 148 . 148 . 148 . 150 . 152 . 152
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2,1	JTAG Interface Block Diagram	. 142 . 143 . 143 . 144 . 144 . 145 . 146 . 146 . 146 . 148 . 148 . 148 . 148 . 150 . 152 . 152 . 152 . 152
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2	JTAG Interface	. 142 . 143 . 143 . 144 . 144 . 145 . 146 . 146 . 146 . 148 . 148 . 148 . 148 . 150 . 152 . 152 . 152 . 152
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2,1	JTAG Interface Block Diagram	. 142 . 143 . 144 . 144 . 144 . 145 . 146 . 146 . 146 . 148 . 148 . 148 . 148 . 150 . 150 . 152 . 152 . 152 . 152
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.1 5.2.2	JTAG Interface	. 142 . 143 . 143 . 144 . 144 . 145 . 146 . 146 . 146 . 148 . 148 . 148 . 150 . 152 . 152 . 152 . 152 . 152 . 152 . 152
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Signal Description Functional Description Pevice Identification Reset Control Power Control	. 142 . 143 . 144 . 144 . 145 . 146 . 146 . 146 . 148 . 148 . 148 . 148 . 148 . 150 . 152 . 152 . 152 . 152 . 157 . 157
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.2 5.2.3 5.2.4	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Signal Description Functional Description Powice Identification Reset Control Power Control Clock Control	. 142 . 143 . 144 . 144 . 144 . 145 . 146 . 146 . 146 . 148 . 148 . 148 . 148 . 148 . 150 . 152 . 152 . 152 . 152 . 152 . 157 . 157 . 160
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Signal Description Functional Description Perice Identification Reset Control Power Control Clock Control System Control System Control	. 142 . 143 . 144 . 144 . 144 . 145 . 146 . 146 . 146 . 148 . 148 . 148 . 148 . 148 . 148 . 150 . 152 . 152 . 152 . 152 . 152 . 152 . 157 . 160 . 161 . 162

6.1	Internal Memory	209
0.1	Block Diagram	209
6.2	Functional Description	209
6.2.1	SRAM Memory	209
6.2.2	Flash Memory	210
6.3	Flash Memory Initialization and Configuration	213
6.3.1	Changing Flash Protection Bits	
6.3.2	Flash Programming	214
6.4	Register Map	
6.5	Flash Register Descriptions (Flash Control Offset)	215
6.6	Flash Register Descriptions (System Control Offset)	223
7	General-Purpose Input/Outputs (GPIOs)	227
7.1	Block Diagram	
7.2	Signal Description	
7.3	Functional Description	
7.3.1	Data Control	
7.3.2	Interrupt Control	
7.3.3	Mode Control	
7.3.4	Pad Control	
7.3.5	Identification	
7.4	Initialization and Configuration	
7.5	Register Map	
7.6	Register Descriptions	
8 8.1	General-Purpose Timers	
8.2	Block Diagram	
0.2 8.3	Functional Description	
8.3.1	•	
	CDTM Pasat Conditions	
	GPTM Reset Conditions	270
8.3.2	32-Bit Timer Operating Modes	270 270
8.3.2 8.3.3	32-Bit Timer Operating Modes 16-Bit Timer Operating Modes	270 270 271
8.3.2 8.3.3 8.4	32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration	270 270 271 275
8.3.2 8.3.3 8.4 8.4.1	 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 	270 270 271 275 275
8.3.2 8.3.3 8.4 8.4.1 8.4.2	 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 	270 270 271 275 275 275
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3	 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 	270 270 271 275 275 276 276
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4	32-Bit Timer Operating Modes	270 271 275 275 276 276 276 277
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.3 8.4.4 8.4.5	 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 	270 271 275 275 276 276 276 277
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6	32-Bit Timer Operating Modes	270 271 275 275 276 276 276 277 277
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5	32-Bit Timer Operating Modes	270 271 275 275 276 276 277 277 277 278 278
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6	32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions	270 270 271 275 275 276 276 277 277 277 278 278 278 279
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9	32-Bit Timer Operating Modes	270 270 271 275 275 276 276 277 277 277 278 278 278 279
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9 9.1	32-Bit Timer Operating Modes	270 271 275 275 276 276 276 277 277 278 278 278 278 279 304 305
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9 9.1 9.2	32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions Watchdog Timer Block Diagram Functional Description	270 271 275 275 276 276 277 277 278 278 278 279 304 305 305
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9 9.1	32-Bit Timer Operating Modes	270 271 275 275 276 276 276 277 277 278 278 279 304 305 305 305
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9 9.1 9.2 9.3 9.4	32-Bit Timer Operating Modes	270 271 275 275 276 276 277 277 278 278 278 278 279 304 305 305 306 306
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9 9.1 9.2 9.3	32-Bit Timer Operating Modes	270 271 275 275 276 276 277 277 278 278 278 278 279 304 305 305 306 306
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9 9.1 9.2 9.3 9.4	32-Bit Timer Operating Modes	270 270 271 275 275 276 276 277 277 278 279 304 305 305 306 306 306
8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 9 9.1 9.2 9.3 9.4 9.5	32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions Watchdog Timer Block Diagram Functional Description Initialization and Configuration Register Map Register Descriptions	270 271 275 275 276 276 277 277 278 278 278 279 304 305 305 306 306 306 307 328

10.2	Signal Description	329
10.3	Functional Description	329
10.3.1	Sample Sequencers	330
10.3.2	Module Control	. 330
10.3.3	Hardware Sample Averaging Circuit	. 331
10.3.4	Analog-to-Digital Converter	331
10.3.5	Differential Sampling	331
10.3.6	Test Modes	334
10.3.7	Internal Temperature Sensor	334
10.4	Initialization and Configuration	335
10.4.1	Module Initialization	
10.4.2	Sample Sequencer Configuration	
10.5	Register Map	
10.6	Register Descriptions	
11	Universal Asynchronous Receivers/Transmitters (UARTs)	
11.1	Block Diagram	
11.2	Signal Description	
11.3	Functional Description	
11.3.1	Transmit/Receive Logic	
11.3.2	Baud-Rate Generation	
11.3.3	Data Transmission	
11.3.4	FIFO Operation	
11.3.5	Interrupts	
11.3.6	Loopback Operation	
11.4	Initialization and Configuration	
11.5	Register Map	
11.6	Register Descriptions	
-		
12 12.1	Synchronous Serial Interface (SSI) Block Diagram	
12.1	Signal Description	
12.2	Functional Description	
12.3.1	Bit Rate Generation	
12.3.1	FIFO Operation	
12.3.2	Interrupts	
12.3.4	Frame Formats	
12.3.4	Initialization and Configuration	
12.5	Register Map	
12.6	Register Descriptions	
13	Analog Comparators	
13.1	Block Diagram	
13.2	Signal Description	
13.3	Functional Description	
13.3.1	Internal Reference Programming	
13.4	Initialization and Configuration	
13.5 13.6	Register Map	
	Register Descriptions	

14	Pulse Width Modulator (PWM)	. 454
14.1	Block Diagram	. 455
14.2	Signal Description	. 456
14.3	Functional Description	. 456
14.3.1	PWM Timer	. 456
14.3.2	PWM Comparators	. 457
14.3.3	PWM Signal Generator	
14.3.4	Dead-Band Generator	. 459
14.3.5	Interrupt/ADC-Trigger Selector	. 459
14.3.6	Synchronization Methods	. 459
14.3.7	Fault Conditions	. 459
14.3.8	Output Control Block	. 460
14.4	Initialization and Configuration	. 460
14.5	Register Map	. 461
14.6	Register Descriptions	. 462
15	Pin Diagram	. 492
16	Signal Tables	
16.1	Signals by Pin Number	
16.2	Signals by Signal Name	
16.3	Signals by Function, Except for GPIO	
16.4	GPIO Pins and Alternate Functions	
16.5	Connections for Unused Signals	
17	Operating Characteristics	
18	Electrical Characteristics	
18.1	DC Characteristics	. 501
18.1 18.1.1	DC Characteristics	. 501 . 501
18.1 18.1.1 18.1.2	DC Characteristics Maximum Ratings Recommended DC Operating Conditions	. 501 . 501 501
18.1 18.1.1 18.1.2 18.1.3	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics	. 501 . 501 501 502
18.1 18.1.1 18.1.2 18.1.3 18.1.4	DC Characteristics	. 501 . 501 501 502 502
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5	DC Characteristics	. 501 . 501 . 501 . 502 . 502 . 502
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6	DC Characteristics	. 501 . 501 . 501 . 502 . 502 . 502 . 503
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2	DC Characteristics	. 501 . 501 501 502 . 502 . 502 . 503 503
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1	DC Characteristics	. 501 . 501 501 502 . 502 . 502 . 503 . 503 . 503
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2	DC Characteristics	. 501 . 501 502 502 . 502 . 503 503 . 503 . 503 . 504
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3	DC Characteristics	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 504 . 504
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3 18.2.4	DC Characteristics	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 504 . 504 . 506
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3 18.2.4 18.2.5	DC Characteristics	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 504 . 504 . 506 . 508
$18.1 \\18.1.1 \\18.1.2 \\18.1.3 \\18.1.4 \\18.1.5 \\18.1.6 \\18.2 \\18.2.1 \\18.2.2 \\18.2.3 \\18.2.4 \\18.2.5 \\18.2.6 \\$	DC Characteristics	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 503 . 504 . 504 . 506 . 508 . 508
$18.1 \\18.1.1 \\18.1.2 \\18.1.3 \\18.1.4 \\18.1.5 \\18.1.6 \\18.2 \\18.2.1 \\18.2.2 \\18.2.3 \\18.2.4 \\18.2.5 \\18.2.6 \\18.2.7 \\$	DC Characteristics	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 503 . 504 . 504 . 506 . 508 . 508 . 508 . 509
$18.1 \\18.1.1 \\18.1.2 \\18.1.3 \\18.1.4 \\18.1.5 \\18.1.6 \\18.2 \\18.2.1 \\18.2.2 \\18.2.3 \\18.2.4 \\18.2.5 \\18.2.6 \\18.2.7 \\18.2.8 \\$	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics GPIO Module Characteristics Power Specifications Flash Memory Characteristics AC Characteristics Load Conditions Clocks JTAG and Boundary Scan Reset Sleep Modes General-Purpose I/O (GPIO) Analog-to-Digital Converter Synchronous Serial Interface (SSI)	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 504 . 504 . 504 . 506 . 508 . 508 . 509 . 510
$18.1 \\18.1.1 \\18.1.2 \\18.1.3 \\18.1.4 \\18.1.5 \\18.1.6 \\18.2 \\18.2.1 \\18.2.2 \\18.2.3 \\18.2.4 \\18.2.5 \\18.2.6 \\18.2.7 \\18.2.8 \\$	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics GPIO Module Characteristics Power Specifications Flash Memory Characteristics AC Characteristics Load Conditions Clocks JTAG and Boundary Scan Reset Sleep Modes General-Purpose I/O (GPIO) Analog-to-Digital Converter Synchronous Serial Interface (SSI) Analog Comparator	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 503 . 503 . 504 . 504 . 506 . 508 . 508 . 508 . 509 . 510 . 512
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3 18.2.4 18.2.5 18.2.6 18.2.7 18.2.8 18.2.9 A	DC Characteristics	. 501 . 501 . 502 . 502 . 502 . 503 . 503 . 503 . 503 . 504 . 504 . 506 . 508 . 508 . 508 . 508 . 508 . 509 . 510 . 512 . 512 . 513
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3 18.2.4 18.2.5 18.2.6 18.2.7 18.2.8 18.2.9 A A.1	DC Characteristics	. 501 . 501 502 . 502 . 502 . 503 . 503 . 503 . 503 . 504 . 504 . 506 . 508 . 508 . 508 . 508 . 509 . 510 . 512 . 513
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3 18.2.4 18.2.5 18.2.6 18.2.7 18.2.8 18.2.9 A A.1 A.2	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics GPIO Module Characteristics Power Specifications Flash Memory Characteristics AC Characteristics Load Conditions Clocks JTAG and Boundary Scan Reset Sleep Modes General-Purpose I/O (GPIO) Analog-to-Digital Converter Synchronous Serial Interface (SSI) Analog Comparator Serial Flash Loader Interfaces	. 501 . 501 . 502 . 502 . 502 . 503 . 503 . 503 . 503 . 503 . 503 . 503 . 504 . 504 . 504 . 506 . 508 . 508 . 508 . 508 . 509 . 510 . 512 . 513 . 513
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3 18.2.4 18.2.5 18.2.6 18.2.7 18.2.8 18.2.9 A A.1 A.2 A.2.1	DC Characteristics	. 501 . 501 . 502 . 502 . 502 . 503 . 503 . 503 . 503 . 503 . 503 . 503 . 503 . 503 . 504 . 504 . 504 . 504 . 508 . 508 . 508 . 509 . 510 . 512 . 513 . 513 . 513 . 513
18.1 18.1.1 18.1.2 18.1.3 18.1.4 18.1.5 18.1.6 18.2 18.2.1 18.2.2 18.2.3 18.2.4 18.2.5 18.2.6 18.2.7 18.2.8 18.2.9 A A.1 A.2	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics GPIO Module Characteristics Power Specifications Flash Memory Characteristics AC Characteristics Load Conditions Clocks JTAG and Boundary Scan Reset Sleep Modes General-Purpose I/O (GPIO) Analog-to-Digital Converter Synchronous Serial Interface (SSI) Analog Comparator Serial Flash Loader Interfaces	. 501 . 501 . 502 . 502 . 502 . 503 . 503 . 503 . 503 . 503 . 503 . 503 . 503 . 504 . 504 . 506 . 508 . 508 . 508 . 509 . 510 . 512 . 513 . 513 . 513 . 513 . 513

A.3.1	Packet Format	514
A.3.2	Sending Packets	514
A.3.3	Receiving Packets	514
A.4	Commands	515
A.4.1	COMMAND_PING (0X20)	515
A.4.2	COMMAND_GET_STATUS (0x23)	515
A.4.3	COMMAND_DOWNLOAD (0x21)	515
A.4.4	COMMAND_SEND_DATA (0x24)	516
A.4.5	COMMAND_RUN (0x22)	516
A.4.6	COMMAND_RESET (0x25)	516
В	Register Quick Reference	518
	-	
С	-	535
C C.1	Ordering and Contact Information Ordering Information	
•	Ordering and Contact Information	535
C.1	Ordering and Contact Information Ordering Information	535 535
C.1 C.2	Ordering and Contact Information Ordering Information Part Markings	535 535 535
C.1 C.2 C.3	Ordering and Contact Information Ordering Information Part Markings Kits Support Information	535 535 535 536
C.1 C.2 C.3 C.4	Ordering and Contact Information Ordering Information Part Markings Kits	535 535 535 536 537
C.1 C.2 C.3 C.4 D	Ordering and Contact Information Ordering Information Part Markings Kits Support Information Package Information	535 535 535 536 537 537
C.1 C.2 C.3 C.4 D D.1	Ordering and Contact Information Ordering Information Part Markings Kits Support Information 48-Pin LQFP Package	535 535 536 536 537 537 537
C.1 C.2 C.3 C.4 D.1 D.1.1	Ordering and Contact Information Ordering Information Part Markings Kits Support Information Package Information 48-Pin LQFP Package Package Dimensions	535 535 535 536 537 537 537 539

List of Figures

Figure 1-1.	Stellaris LM3S301 Microcontroller High-Level Block Diagram	34
Figure 1-2.	LM3S301 Controller System-Level Block Diagram	41
Figure 2-1.	CPU Block Diagram	44
Figure 2-2.	TPIU Block Diagram	45
Figure 2-3.	Cortex-M3 Register Set	47
Figure 2-4.	Bit-Band Mapping	67
Figure 2-5.	Data Storage	68
Figure 2-6.	Vector Table	73
Figure 2-7.	Exception Stack Frame	75
Figure 3-1.	SRD Use Example	90
Figure 4-1.	JTAG Module Block Diagram	143
Figure 4-2.	Test Access Port State Machine	146
Figure 4-3.	IDCODE Register Format	150
Figure 4-4.	BYPASS Register Format	151
Figure 4-5.	Boundary Scan Register Format	151
Figure 5-1.	Basic RST Configuration	154
Figure 5-2.	External Circuitry to Extend Power-On Reset	154
Figure 5-3.	Reset Circuit Controlled by Switch	155
Figure 5-4.	Main Clock Tree	158
Figure 6-1.	Flash Block Diagram	209
Figure 7-1.	GPIO Module Block Diagram	228
Figure 7-2.	GPIO Port Block Diagram	231
Figure 7-3.	GPIODATA Write Example	232
Figure 7-4.	GPIODATA Read Example	232
Figure 8-1.	GPTM Module Block Diagram	269
Figure 8-2.	16-Bit Input Edge Count Mode Example	273
Figure 8-3.	16-Bit Input Edge Time Mode Example	274
Figure 8-4.	16-Bit PWM Mode Example	275
Figure 9-1.	WDT Module Block Diagram	305
Figure 10-1.	ADC Module Block Diagram	329
Figure 10-2.	Differential Sampling Range, V _{IN ODD} = 1.5 V	333
Figure 10-3.	Differential Sampling Range, V _{IN_ODD} = 0.75 V	
Figure 10-4.	Differential Sampling Range, V _{IN_ODD} = 2.25 V	
Figure 10-5.	Internal Temperature Sensor Characteristic	
Figure 11-1.	UART Module Block Diagram	
Figure 11-2.	UART Character Frame	
Figure 12-1.	SSI Module Block Diagram	
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
	MICROWIRE Frame Format (Single Frame)	
-	,	

Figure 12-11.	MICROWIRE Frame Format (Continuous Transfer)	412
Figure 12-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	413
Figure 13-1.	Analog Comparator Module Block Diagram	442
Figure 13-2.	Structure of Comparator Unit	443
Figure 13-3.	Comparator Internal Reference Structure	444
Figure 14-1.	PWM Unit Diagram	455
Figure 14-2.	PWM Module Block Diagram	456
Figure 14-3.	PWM Count-Down Mode	457
Figure 14-4.	PWM Count-Up/Down Mode	
Figure 14-5.	PWM Generation Example In Count-Up/Down Mode	458
Figure 14-6.	PWM Dead-Band Generator	459
Figure 15-1.	48-Pin QFP Package Pin Diagram	492
Figure 18-1.	Load Conditions	504
Figure 18-2.	JTAG Test Clock Input Timing	505
Figure 18-3.	JTAG Test Access Port (TAP) Timing	506
Figure 18-4.	JTAG TRST Timing	506
Figure 18-5.	External Reset Timing (RST)	507
Figure 18-6.	Power-On Reset Timing	507
Figure 18-7.	Brown-Out Reset Timing	507
Figure 18-8.	Software Reset Timing	508
Figure 18-9.	Watchdog Reset Timing	508
Figure 18-10.	LDO Reset Timing	508
Figure 18-11.	ADC Input Equivalency Diagram	510
Figure 18-12.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing	
	Measurement	
-	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
-	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
Figure D-1.	Stellaris LM3S301 48-Pin LQFP Package	
Figure D-2.	48-Pin LQFP Tray Dimensions	539
Figure D-3.	48-Pin LQFP Tape and Reel Dimensions	541

List of Tables

Table 1.	Revision History	19
Table 2.	Documentation Conventions	24
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	47
Table 2-2.	Processor Register Map	48
Table 2-3.	PSR Register Combinations	53
Table 2-4.	Memory Map	61
Table 2-5.	Memory Access Behavior	
Table 2-6.	SRAM Memory Bit-Banding Regions	65
Table 2-7.	Peripheral Memory Bit-Banding Regions	65
Table 2-8.	Exception Types	71
Table 2-9.	Interrupts	72
Table 2-10.	Exception Return Behavior	76
Table 2-11.	Faults	77
Table 2-12.	Fault Status and Fault Address Registers	78
Table 2-13.	Cortex-M3 Instruction Summary	80
Table 3-1.	Core Peripheral Register Regions	84
Table 3-2.	Memory Attributes Summary	87
Table 3-3.	TEX, S, C, and B Bit Field Encoding	90
Table 3-4.	Cache Policy for Memory Attribute Encoding	
Table 3-5.	AP Bit Field Encoding	
Table 3-6.	Memory Region Attributes for Stellaris Microcontrollers	91
Table 3-7.	Peripherals Register Map	
Table 3-8.	Interrupt Priority Levels	111
Table 3-9.	Example SIZE Field Values	139
Table 4-1.	JTAG_SWD_SWO Signals (48QFP)	143
Table 4-2.	JTAG Port Pins Reset State	144
Table 4-3.	JTAG Instruction Register Commands	148
Table 5-1.	System Control & Clocks Signals (48QFP)	152
Table 5-2.	Reset Sources	153
Table 5-3.	Clock Source Options	157
Table 5-4.	Possible System Clock Frequencies Using the SYSDIV Field	158
Table 5-5.	System Control Register Map	162
Table 5-6.	PLL Mode Control	175
Table 6-1.	Flash Protection Policy Combinations	210
Table 6-2.	Flash Register Map	215
Table 7-1.	GPIO Pins With Non-Zero Reset Values	229
Table 7-2.	GPIO Pins and Alternate Functions (48QFP)	229
Table 7-3.	GPIO Signals (48QFP)	
Table 7-4.	GPIO Pad Configuration Examples	
Table 7-5.	GPIO Interrupt Configuration Example	
Table 7-6.	GPIO Register Map	235
Table 8-1.	Available CCP Pins	269
Table 8-2.	General-Purpose Timers Signals (48QFP)	
Table 8-3.	16-Bit Timer With Prescaler Configurations	
Table 8-4.	Timers Register Map	
Table 9-1.	Watchdog Timer Register Map	

Table 10-1.	ADC Signals (48QFP)	329
Table 10-2.	Samples and FIFO Depth of Sequencers	
Table 10-3.	Differential Sampling Pairs	
Table 10-4.	ADC Register Map	
Table 11-1.	UART Signals (48QFP)	
Table 11-2.	UART Register Map	
Table 12-1.	SSI Signals (48QFP)	
Table 12-2.	SSI Register Map	
Table 13-1.	Analog Comparators Signals (48QFP)	
Table 13-2.	Comparator 0 Operating Modes	
Table 13-3.	Comparator 1 Operating Modes	
Table 13-4.	Internal Reference Voltage and ACREFCTL Field Values	
Table 13-5.	Analog Comparators Register Map	
Table 14-1.	PWM Signals (48QFP)	
Table 14-2.	PWM Register Map	
Table 16-1.	Signals by Pin Number	493
Table 16-2.	Signals by Signal Name	495
Table 16-3.	Signals by Function, Except for GPIO	497
Table 16-4.	GPIO Pins and Alternate Functions	498
Table 16-5.	Connections for Unused Signals	499
Table 17-1.	Temperature Characteristics	500
Table 17-2.	Thermal Characteristics	500
Table 17-3.	ESD Absolute Maximum Ratings	500
Table 18-1.	Maximum Ratings	
Table 18-2.	Recommended DC Operating Conditions	501
Table 18-3.	LDO Regulator Characteristics	
Table 18-4.	GPIO Module DC Characteristics	502
Table 18-5.	Detailed Power Specifications	503
Table 18-6.	Flash Memory Characteristics	503
Table 18-7.	Phase Locked Loop (PLL) Characteristics	504
Table 18-8.	Clock Characteristics	504
Table 18-9.	System Clock Characteristics with ADC Operation	
Table 18-10.	JTAG Characteristics	
Table 18-11.	Reset Characteristics	
Table 18-12.	Sleep Modes AC Characteristics	
Table 18-13.	GPIO Characteristics	509
Table 18-14.	ADC Characteristics	
Table 18-15.	ADC Module Internal Reference Characteristics	
Table 18-16.	SSI Characteristics	
Table 18-17.	Analog Comparator Characteristics	
Table 18-18.	Analog Comparator Voltage Reference Characteristics	512

List of Registers

The Cortex-	M3 Processor	42
Register 1:	Cortex General-Purpose Register 0 (R0)	. 49
Register 2:	Cortex General-Purpose Register 1 (R1)	. 49
Register 3:	Cortex General-Purpose Register 2 (R2)	. 49
Register 4:	Cortex General-Purpose Register 3 (R3)	. 49
Register 5:	Cortex General-Purpose Register 4 (R4)	. 49
Register 6:	Cortex General-Purpose Register 5 (R5)	. 49
Register 7:	Cortex General-Purpose Register 6 (R6)	. 49
Register 8:	Cortex General-Purpose Register 7 (R7)	. 49
Register 9:	Cortex General-Purpose Register 8 (R8)	
Register 10:	Cortex General-Purpose Register 9 (R9)	
Register 11:	Cortex General-Purpose Register 10 (R10)	. 49
Register 12:	Cortex General-Purpose Register 11 (R11)	. 49
Register 13:	Cortex General-Purpose Register 12 (R12)	. 49
Register 14:	Stack Pointer (SP)	50
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	. 57
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	. 60
O		01
Cortex-IVI3 F	Peripherals	. 04
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	. 94
	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014	. 94 . 96
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018	. 94 . 96 . 97
Register 1: Register 2:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014	. 94 . 96 . 97
Register 1: Register 2: Register 3:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018	. 94 . 96 . 97 . 98
Register 1: Register 2: Register 3: Register 4:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200	. 94 . 96 . 97 . 98 . 99 100
Register 1: Register 2: Register 3: Register 4: Register 5:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280	. 94 . 96 . 97 . 98 . 99 100 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300	. 94 . 96 . 97 . 98 . 99 100 101 102
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400	. 94 . 96 . 97 . 98 . 99 100 101 102 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x404 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 12-15 Priority (PRI3), offset 0x40C	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C Interrupt 16-19 Priority (PRI4), offset 0x410	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x400 Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x418	. 94 . 96 . 97 . 98 . 99 100 101 103 103 103 103 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x402 Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x402 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI4), offset 0x410 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x412 Software Trigger Interrupt (SWTRIG), offset 0xF00	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103 103 103 103
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00 CPU ID Base (CPUID), offset 0xD00	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103 103 103 103 105 106
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x404 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI5), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00 CPU ID Base (CPUID), offset 0xD00 Interrupt Control and State (INTCTRL), offset 0xD04	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103 103 103 105 106 107
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x402 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0x400 Interrupt Control and State (INTCTRL), offset 0xD04 Vector Table Offset (VTABLE), offset 0xD08	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103 103 103 103 105 106 107 110
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x404 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI5), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00 CPU ID Base (CPUID), offset 0xD00 Interrupt Control and State (INTCTRL), offset 0xD04	. 94 . 96 . 97 . 98 . 99 100 101 102 103 103 103 103 103 103 103 103 105 106 107 110

Register 23:	Configuration and Control (CFGCTRL), offset 0xD14	115
Register 24:	System Handler Priority 1 (SYSPRI1), offset 0xD18	
Register 25:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	118
Register 26:	System Handler Priority 3 (SYSPRI3), offset 0xD20	119
Register 27:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	120
Register 28:	Configurable Fault Status (FAULTSTAT), offset 0xD28	124
Register 29:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	130
Register 30:	Memory Management Fault Address (MMADDR), offset 0xD34	131
Register 31:	Bus Fault Address (FAULTADDR), offset 0xD38	132
Register 32:	MPU Type (MPUTYPE), offset 0xD90	133
Register 33:	MPU Control (MPUCTRL), offset 0xD94	134
Register 34:	MPU Region Number (MPUNUMBER), offset 0xD98	136
Register 35:	MPU Region Base Address (MPUBASE), offset 0xD9C	137
Register 36:	MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4	137
Register 37:	MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC	137
Register 38:	MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4	137
Register 39:	MPU Region Attribute and Size (MPUATTR), offset 0xDA0	139
Register 40:	MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8	139
Register 41:	MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0	139
Register 42:	MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8	139
System Cor	itrol	152
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	
Register 4:	Raw Interrupt Status (RIS), offset 0x050	168
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	170
Register 7:	Reset Cause (RESC), offset 0x05C	171
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	172
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	176
Register 10:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	177
Register 11:	Clock Verification Clear (CLKVCLR), offset 0x150	178
Register 12:	Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	179
Register 13:	Device Identification 1 (DID1), offset 0x004	
Register 14:	Device Capabilities 0 (DC0), offset 0x008	182
Register 15:	Device Capabilities 1 (DC1), offset 0x010	183
Register 16:	Device Capabilities 2 (DC2), offset 0x014	185
Register 17:	Device Capabilities 3 (DC3), offset 0x018	
Register 18:	Device Capabilities 4 (DC4), offset 0x01C	
Register 19:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	189
Register 20:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	191
Register 21:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	
Register 22:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	
Register 23:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	
Register 24:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 25:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	
Register 26:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	
Register 27:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	

Register 28:	Software Reset Control 0 (SRCR0), offset 0x040	206
Register 29:	Software Reset Control 1 (SRCR1), offset 0x044	207
Register 30:	Software Reset Control 2 (SRCR2), offset 0x048	208
Internal Mer	nory	209
Register 1:	Flash Memory Address (FMA), offset 0x000	216
Register 2:	Flash Memory Data (FMD), offset 0x004	217
Register 3:	Flash Memory Control (FMC), offset 0x008	218
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	220
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	221
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	222
Register 7:	USec Reload (USECRL), offset 0x140	224
Register 8:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	225
Register 9:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	226
General-Pur	pose Input/Outputs (GPIOs)	227
Register 1:	GPIO Data (GPIODATA), offset 0x000	237
Register 2:	GPIO Direction (GPIODIR), offset 0x400	238
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	239
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	240
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	241
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	244
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 24:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	
-	pose Timers	
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
-		

Register 4:	GPTM Control (GPTMCTL), offset 0x00C	285
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	288
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	290
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	291
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	292
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	294
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	296
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	
-	'imer	
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x004	
-	Watchdog Control (WDTCTE), onset 00008	
Register 4:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x000	
Register 5:		
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	323
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	325
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	326
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	327
Analog-to-D	igital Converter (ADC)	328
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	338
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	339
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	340
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	341
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	
-		

Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	353
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	. 356
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	. 356
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	. 356
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	356
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	. 357
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	. 357
Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	. 357
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	. 358
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	
•	synchronous Receivers/Transmitters (UARTs)	
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x024	
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	
Register 7:	UART Control (UARTCTL), offset 0x030	
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 12:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 20:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 21:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
-	· · ·	
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
-	IS Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	424

Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	126
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
0	mparators	
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x000	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	
Register 7:	Analog Comparator Control 0 (ACCTL0), offset 0x024	
Register 8:		
INCUISICE O.		452
-	Analog Comparator Control 1 (ACCTL1), offset 0x044	
Pulse Widt	h Modulator (PWM)	454
Pulse Widtl Register 1:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000	454 463
Pulse Widt Register 1: Register 2:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004	 454 463 464
Pulse Width Register 1: Register 2: Register 3:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008	454 463 464 465
Pulse Width Register 1: Register 2: Register 3: Register 4:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004	454 463 464 465 465
Pulse Width Register 1: Register 2: Register 3:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010	454 463 464 465 466 467
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C	454 463 464 465 465 466 467 468
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014	454 463 464 465 465 466 467 468 469
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018	454 463 464 465 466 467 468 469 470
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C	454 463 464 465 466 467 468 469 469 470 471
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020	454 463 464 465 466 467 468 469 469 470 471 472
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040	454 463 464 465 466 467 468 469 469 470 471 472 474
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x017 PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044	454 463 464 465 466 467 468 469 470 471 472 474 477
Pulse Width Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044	454 463 464 465 466 467 468 469 470 471 472 474 477 478
Pulse Width Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 6: Register 7: Register 7: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x048 PWM0 Raw Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Interrupt Status AND PWM0	454 463 464 465 466 467 468 469 470 471 472 471 472 474 477 478 479
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Load (PWM0LOAD), offset 0x050 PWM0 Compare A (PWM0CMPA), offset 0x058	454 463 464 465 466 467 468 469 470 471 472 471 472 474 477 478 479 480 481
Pulse Width Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWMOCTL), offset 0x040 PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 PWM0 Raw Interrupt Status (PWMORIS), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Load (PWM0LOAD), offset 0x050 PWM0 Compare A (PWM0CMPA), offset 0x058 PWM0 Compare B (PWM0CMPB), offset 0x05C	454 463 464 465 466 467 468 469 470 471 472 474 477 478 479 480 481
Pulse Width Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 6: Register 7: Register 7: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 PWM0 Raw Interrupt Status and Clear (PWM0ISC), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Control (PWM0CDL), offset 0x050 PWM0 Conter (PWM0COUNT), offset 0x054 PWM0 Compare A (PWM0CMPA), offset 0x058 PWM0 Compare B (PWM0CMPB), offset 0x050 PWM0 Generator A Control (PWM0GENA), offset 0x060	454 463 464 465 466 467 468 469 470 471 472 472 474 477 478 479 480 481 482 483
Pulse Width Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt Status and Clear (PWM0INTEN), offset 0x044 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Control (PWM0COUNT), offset 0x050 PWM0 Compare A (PWM0CMPA), offset 0x058 PWM0 Compare B (PWM0CMPB), offset 0x050 PWM0 Generator A Control (PWM0GENA), offset 0x064	454 463 464 465 466 467 468 469 470 471 472 474 477 478 479 480 481 483 486
Pulse Width Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 6: Register 7: Register 7: Register 9: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 17: Register 18: Register 19: Register 19: Register 19: Register 19:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt status and Clear (PWM0INTEN), offset 0x044 PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Control (PWM0CDL), offset 0x050 PWM0 Counter (PWM0COUNT), offset 0x054 PWM0 Compare A (PWM0CMPA), offset 0x058 PWM0 Compare B (PWM0CMPB), offset 0x056 PWM0 Generator A Control (PWM0GENA), offset 0x064 PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	454 463 464 465 466 467 468 469 470 471 472 474 475 474 479 480 481 482 483 486 489
Pulse Width Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 6: Register 7: Register 7: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 18:	h Modulator (PWM) PWM Master Control (PWMCTL), offset 0x000 PWM Time Base Sync (PWMSYNC), offset 0x004 PWM Output Enable (PWMENABLE), offset 0x008 PWM Output Inversion (PWMINVERT), offset 0x00C PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014 PWM Raw Interrupt Status (PWMRIS), offset 0x018 PWM Interrupt Status and Clear (PWMISC), offset 0x01C PWM Status (PWMSTATUS), offset 0x020 PWM0 Control (PWM0CTL), offset 0x040 PWM0 Interrupt Status and Clear (PWM0INTEN), offset 0x044 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x048 PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x047 PWM0 Control (PWM0COUNT), offset 0x050 PWM0 Compare A (PWM0CMPA), offset 0x058 PWM0 Compare B (PWM0CMPB), offset 0x050 PWM0 Generator A Control (PWM0GENA), offset 0x064	454 463 464 465 466 467 468 469 470 471 472 474 477 478 479 480 481 482 483 489 490

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S301 data sheet.

Date	Revision	Description
July 2014	15852.2743	 In Internal Memory chapter, added sections on Execute-Only Protection, Read-Only Protection, and Permanently Disabling Debug. In UART chapter: Clarified that the transmit interrupt is based on a transition through level. Corrected reset for UART Raw Interrupt Status (UARTRIS) register. In Ordering and Contact Information appendix, moved orderable part numbers table to addendum. Additional minor data sheet clarifications and corrections.
June 2012	12739.2515	 In Reset Characteristics table, changed values and units for Internal reset timeout after hardware reset (R7). Removed 48QFN package. Minor data sheet clarifications and corrections.
November 2011	11107	 Added module-specific pin tables to each chapter in the new Signal Description sections.
		 In Timer chapter, clarified that in 16-Bit Input Edge Time Mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both.
		 In UART chapter, clarified interrupt behavior.
		In SSI chapter, corrected SSICIk in the figure "Synchronous Serial Frame Format (Single Transfer)".
		 In Signal Tables chapter:
		- Corrected pin numbers in table "Connections for Unused Signals" (other pin tables were correct).
		 Corrected buffer type for PWMn signals in pin tables.
		 In Electrical Characteristics chapter:
		 Added parameter "Input voltage for a GPIO configured as an analog input" to the "Maximum Ratings" table.
		 Corrected Nom values for parameters "TCK clock Low time" and "TCK clock High time" in "JTAG Characteristics" table.
		 Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
January 2011	9102	 In Application Interrupt and Reset Control (APINT) register, changed bit name from SYSRESETREQ to SYSRESREQ.
		• Added DEBUG (Debug Priority) bit field to System Handler Priority 3 (SYSPRI3) register.
		 Added "Reset Sources" table to System Control chapter.
		 Removed mention of false-start bit detection in the UART chapter. This feature is not supported.
		 Added note that specific module clocks must be enabled before that module's registers can be programmed. There must be a delay of 3 system clocks after the module clock is enabled before any of that module's registers are accessed.
		• Corrected nonlinearity and offset error parameters (E _L , E _D , and E _O) in ADC Characteristics table.
		 Added specification for maximum input voltage on a non-power pin when the microcontroller is unpowered (V_{NON} parameter in Maximum Ratings table).
		 Additional minor data sheet clarifications and corrections.
September 2010	7783	 Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was added, including all the Cortex-M3 registers.
		 Changed register names to be consistent with StellarisWare[®] names: the Cortex-M3 Interrupt Control and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and the Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) register.
		 Added clarification of instruction execution during Flash operations.
		 Modified Figure 7-2 on page 231 to clarify operation of the GPIO inputs when used as an alternate function.
		 Added caution not to apply a Low value to PB7 when debugging; a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.
		 In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode.
		 Added missing table "Connections for Unused Signals" (Table 16-5 on page 499).
		 In Electrical Characteristics chapter: Added I_{LKG} parameter (GPIO input leakage current) to Table 18-4 on page 502. Corrected values for t_{CLKRF} parameter (SSIClk rise/fall time) in Table 18-16 on page 510.
		 Added dimensions for Tray and Tape and Reel shipping mediums.
June 2010	7393	 Corrected base address for SRAM in architectural overview chapter.
		 Clarified system clock operation, adding content to "Clock Control" on page 157.
		 In Signal Tables chapter, added table "Connections for Unused Signals."
		 In "Reset Characteristics" table, corrected value for supply voltage (VDD) rise time.
		 Additional minor data sheet clarifications and corrections.

Date	Revision	Description
April 2010	7004	 Added caution note to the I²C Master Timer Period (I2CMTPR) register description and changed field width to 7 bits.
		■ Added note about RST signal routing.
		■ Clarified the function of the TnSTALL bit in the GPTMCTL register.
		 Additional minor data sheet clarifications and corrections.
January 2010	6712	In "System Control" section, clarified Debug Access Port operation after Sleep modes.
		Clarified wording on Flash memory access errors.
		Added section on Flash interrupts.
		 Changed the reset value of the ADC Sample Sequence Result FIFO n (ADCSSFIFOn) registers to be indeterminate.
		 Clarified operation of SSI transmit FIFO.
		 Made these changes to the Operating Characteristics chapter:
		 Added storage temperature ratings to "Temperature Characteristics" table
		 Added "ESD Absolute Maximum Ratings" table
		 Made these changes to the Electrical Characteristics chapter:
		 In "Flash Memory Characteristics" table, corrected Mass erase time
		 Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table)
		 In "Reset Characteristics" table, corrected supply voltage (VDD) rise time
October 2009	6438	The reset value for the DID1 register may change, depending on the package.
		Deleted MAXADCSPD bit field from DCGC0 register as it is not applicable in Deep-Sleep mode.
		Deleted reset value for 16-bit mode from GPTMTAILR, GPTMTAMATCHR, and GPTMTAR registers because the module resets in 32-bit mode.
		 Made these changes to the Electrical Characteristics chapter:
		 Removed VSIH and VSIL parameters from Operating Conditions table.
		 Changed SSI set up and hold times to be expressed in system clocks, not ns.
		- Revised ADC electrical specifications to clarify, including reorganizing and adding new data.
		Added 48QFN package.
		 Additional minor data sheet clarifications and corrections.
July 2009	5953	Clarified Power-on reset and RST pin operation; added new diagrams.
		• Added DBG bits missing from FMPRE register. This changes register reset value.
		 In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added E_{IR} (Internal voltage reference error) parameter.
		Corrected ordering numbers.
		 Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
April 2009	5369	 Added JTAG/SWD clarification (see "Communication with JTAG/SWD" on page 147). Added "GPIO Module DC Characteristics" table (see Table 18-4 on page 502). Additional minor data sheet clarifications and corrections.
January 2009	4644	 Incorrect bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W. Clarification added as to what happens when the SSI in slave mode is required to transmit but there is no data in the TX FIFO. Minor corrections to comparator operating mode tables. Additional minor data sheet clarifications and corrections.
November 2008	4283	 Revised High-Level Block Diagram. Additional minor data sheet clarifications and corrections were made.
October 2008	4149	 Added note on clearing interrupts to the Interrupts chapter: Note: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer) Step 1 of the Initialization and Configuration procedure in the ADC chapter states the wrong register to use to enable the ADC clock. Sentence changed to: Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC0 register. Additional minor data sheet clarifications and corrections were made.
June 2008	2972	Started tracking revision history.

About This Document

This data sheet provides reference information for the LM3S301 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following related documents are available on the Stellaris[®] web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex[™]-M3 Errata
- Cortex[™]-M3/M4 Instruction Set Technical User's Manual
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- ARM® Embedded Trace Macrocell Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 24.

Table 2. Documentation Conventions

Notation	Meaning	
General Register Notation		
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 61.	
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.	
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.	
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.	
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.	
RO	Software can read this field. Always write the chip reset value.	
R/W	Software can read or write this field.	
R/WC	Software can read or write this field. Writing to it with any value clears the register.	
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.	
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.	
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.	
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.	
	This register is typically used to clear the corresponding bit in an interrupt register.	
WO	Only a write by software is valid; a read of the register returns no meaningful data.	
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.	
0	Bit cleared to 0 on chip reset.	
1	Bit set to 1 on chip reset.	
-	Nondeterministic.	
Pin/Signal Notation		
[]	Pin alternate function; a pin defaults to the signal without the brackets.	
pin	Refers to the physical connection on the package.	
signal	Refers to the electrical signal encoding of a pin.	

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

 Table 2. Documentation Conventions (continued)

1 Architectural Overview

The Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S301 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S301 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S301 microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 535 for ordering information for Stellaris family devices.

1.1 **Product Features**

The LM3S301 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 20-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 21 interrupts with eight priority levels
 - Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
 - Unaligned data access, enabling data to be efficiently packed into memory
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- ARM® Cortex[™]-M3 Processor Core

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz
- ∎ JTAG
 - IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
 - Four-bit Instruction Register (IR) chain for storing JTAG instructions
 - IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
 - ARM additional instructions: APACC, DPACC and ABORT
 - Integrated ARM Serial Wire Debug (SWD)

- Internal Memory
 - 16 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 2 KB single-cycle SRAM
- GPIOs
 - 12-33 GPIOs, depending on configuration
 - 5-V-tolerant in input configuration
 - Fast toggle capable of a change every two clock cycles
 - Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
 - Bit masking in both read and write operations through address lines
 - Can initiate an ADC sample sequence
 - Pins configured as digital inputs are Schmitt-triggered.
 - Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- General-Purpose Timers
 - Two General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)

- To trigger analog-to-digital conversions
- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- ADC
 - Three analog input channels
 - Single-ended and differential-input configurations

- On-chip internal temperature sensor
- Sample rate of 250 thousand samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference
- UART
 - Fully programmable 16C550-type UART
 - Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator allowing speeds up to 1.25 Mbps
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity
 - Line-break generation and detection
 - Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Analog Comparators
 - Two independent integrated analog comparators
 - Configurable for output to drive an output pin, generate an interrupt, or initiate an ADC sample sequence
 - Compare external pin input to external pin input or to internal programmable voltage reference
 - Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage
- PWM
 - One PWM generator blocks, each with one 16-bit counter, two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector
 - One fault input in hardware to promote low-latency shutdown
 - One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
 - Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
 - PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
 - Dead-band generator

- Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
- Can be bypassed, leaving input PWM signals unmodified
- Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks
- Can initiate an ADC sample sequence
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Industrial and extended temperature 48-pin RoHS-compliant LQFP package

1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation

- Stepper motors
- Brushless DC motors
- AC induction motors

1.3 High-Level Block Diagram

Figure 1-1 on page 34 depicts the features on the Stellaris LM3S301 microcontroller.




Figure 1-1. Stellaris LM3S301 Microcontroller High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S301 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 535.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (see page 42)

All members of the Stellaris product family, including the LM3S301 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

1.4.1.2 Memory Map (see page 61)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S301 controller can be found in Table 2-4 on page 61. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

1.4.1.3 System Timer (SysTick) (see page 84)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.4 Nested Vectored Interrupt Controller (NVIC) (see page 85)

The LM3S301 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex[™]-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 21 interrupts.

1.4.1.5 System Control Block (SCB) (see page 87)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

1.4.1.6 Memory Protection Unit (MPU) (see page 87)

The MPU supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S301 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S301, PWM motion control functionality can be achieved through:

- Dedicated, flexible motion control hardware using the PWM pins
- The motion control features of the general-purpose timers using the CCP pins

PWM Pins (see page 454)

The LM3S301 PWM module consists of one PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins (see page 274)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

Fault Pin (see page 459)

The LM3S301 PWM module includes one fault-condition handling input to quickly provide low-latency shutdown and prevent damage to the motor being controlled.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S301 microcontroller offers an Analog-to-Digital Converter (ADC).

For support of analog signals, the LM3S301 microcontroller offers two analog comparators.

1.4.3.1 ADC (see page 328)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S301 ADC module features 10-bit conversion resolution and supports three input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

1.4.3.2 Analog Comparators (see page 441)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S301 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

1.4.4 Serial Communications Peripherals

The LM3S301 controller supports both asynchronous and synchronous serial communications with:

- One fully programmable 16C550-type UART
- One SSI module

1.4.4.1 UART (see page 364)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S301 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 1.25 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 403)

Synchronous Serial Interface (SSI) is a four-wire bi-directional full and low-speed communications interface.

The LM3S301 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI,

MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs** (see page 227)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is comprised of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 12-33 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 493 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Two Programmable Timers (see page 268)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains two GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 304)

A watchdog timer can generate an interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S301 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 209)

The LM3S301 static random access memory (SRAM) controller supports 2 KB SRAM. The internal SRAM of the Stellaris devices starts at base address 0x2000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 210)

The LM3S301 Flash controller supports 16 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 JTAG TAP Controller (see page 142)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

1.4.7.2 System Control and Clocks (see page 152)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 492
- "Signal Tables" on page 493
- "Operating Characteristics" on page 500
- "Electrical Characteristics" on page 501
- "Package Information" on page 537

1.4.9 System Block Diagram




Figure 1-2. LM3S301 Controller System-Level Block Diagram

2 The Cortex-M3 Processor

The ARM® Cortex[™]-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor, including the programming model, the memory model, the exception model, fault handling, and power management.

For technical details on the instruction set, see the Cortex[™]-M3/M4 Instruction Set Technical User's Manual.

2.1 Block Diagram

The Cortex-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M3 processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M3 processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M3 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M3 processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.




Figure 2-1. CPU Block Diagram

2.2 Overview

2.2.1 System-Level Interface

The Cortex-M3 processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

The Cortex-M3 processor has a memory protection unit (MPU) that provides fine-grain memory control, enabling applications to implement security privilege levels and separate code, data and stack on a task-by-task basis.

2.2.2 Integrated Configurable Debug

The Cortex-M3 processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the ARM® Debug Interface V5 Architecture Specification for details on SWJ-DP.


For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M3 debug capabilities, see the *ARM*® *Debug Interface V5 Architecture Specification*.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 45.





2.2.4 Cortex-M3 System Component Details

The Cortex-M3 includes the following system components:

SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 84).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 85).

System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see "System Control Block (SCB)" on page 87).

Memory Protection Unit (MPU)

Improves system reliability by defining the memory attributes for different memory regions. The MPU provides up to eight different regions and an optional predefined background region (see "Memory Protection Unit (MPU)" on page 87).

2.3 **Programming Model**

This section describes the Cortex-M3 programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M3 has two modes of operation:

Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M3 has two privilege levels:

Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals
- Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 60) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks:

the main stack and the process stack, with a pointer for each held in independent registers (see the **SP** register on page 50).

In Thread mode, the **CONTROL** register (see page 60) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 47.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used			
Thread	Applications	Privileged or unprivileged ^a	Main stack or process stack ^a			
Handler	Exception handlers	Always privileged	Main stack			

a. See CONTROL (page 60).

2.3.3 Register Map

Figure 2-3 on page 47 shows the Cortex-M3 register set. Table 2-2 on page 48 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.




Figure 2-3. Cortex-M3 Register Set

Table	2-2.	Processor	Register	Мар
-------	------	-----------	----------	-----

Offset	Name	Туре	Reset	Description	See page	
-	R0	R/W	-	Cortex General-Purpose Register 0	49	
-	R1	R/W	-	Cortex General-Purpose Register 1	49	
-	R2	R/W	_	Cortex General-Purpose Register 2	49	
-	R3	R/W	_	Cortex General-Purpose Register 3	49	
-	R4	R/W	_	Cortex General-Purpose Register 4	49	
-	R5	R/W	_	Cortex General-Purpose Register 5	49	
-	R6	R/W	_	Cortex General-Purpose Register 6	49	
-	R7	R/W	_	Cortex General-Purpose Register 7	49	
-	R8	R/W	_	Cortex General-Purpose Register 8	49	
-	R9	R/W	-	Cortex General-Purpose Register 9	49	
-	R10	R/W	-	Cortex General-Purpose Register 10	49	
-	R11	R/W	-	Cortex General-Purpose Register 11	49	
-	R12	R/W	-	Cortex General-Purpose Register 12	49	
-	SP	R/W	-	Stack Pointer	50	
-	LR	R/W	0xFFFF.FFFF	Link Register	51	
-	PC	R/W	-	Program Counter	52	
-	PSR	R/W	0x0100.0000	Program Status Register	53	
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	57	
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	58	
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	59	
-	CONTROL	R/W	0x0000.0000	Control Register	60	

2.3.4 Register Descriptions

This section lists and describes the Cortex-M3 registers, in the order shown in Figure 2-3 on page 47. The core registers are not memory mapped and are accessed by register name rather than offset.

Note: The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Register 1: Cortex General-Purpose Register 0 (R0) Register 2: Cortex General-Purpose Register 1 (R1) Register 3: Cortex General-Purpose Register 2 (R2) Register 4: Cortex General-Purpose Register 3 (R3) Register 5: Cortex General-Purpose Register 4 (R4) Register 6: Cortex General-Purpose Register 5 (R5) Register 7: Cortex General-Purpose Register 6 (R6) Register 8: Cortex General-Purpose Register 7 (R7) Register 9: Cortex General-Purpose Register 8 (R8) Register 10: Cortex General-Purpose Register 9 (R9) Register 11: Cortex General-Purpose Register 10 (R10) Register 12: Cortex General-Purpose Register 11 (R11) Register 13: Cortex General-Purpose Register 12 (R12)


The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.

Type R/W, reset -31 30 25 29 28 27 26 24 16 23 22 21 20 19 18 17 DATA Туре R/W Reset 15 12 2 14 13 11 10 9 8 7 6 5 3 0 4 1 DATA Туре R/W Reset Bit/Field Name Description Туре Reset R/W 31:0 DATA Register data.

Cortex General-Purpose Register 0 (R0)

Register 14: Stack Pointer (SP)

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.




Stack Pointer (SP)

Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

EXC_RETURN is loaded into **LR** on exception entry. See Table 2-10 on page 76 for the values and description.



July 14, 2014

Program Counter (PC)

Register 16: Program Counter (PC)

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

Type R/W, reset -31 30 29 28 27 25 20 19 18 16 26 23 22 21 17 24 PC. Туре R/W Reset 15 14 13 12 11 10 9 8 6 5 4 3 2 0 7 1 PC R/W Туре Reset Bit/Field Name Туре Reset Description PC 31:0 R/W This field is the current program address. _

July 14, 2014

Register 17: Program Status Register (PSR)

Note: This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27,
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 5:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

APSR contains the current state of the condition flags from previous instruction executions.

EPSR contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 74).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 53 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex*[™]-*M3/M4 Instruction Set Technical User's Manual* for more information about how to access the program status registers.

Register	Туре	Combination	
PSR	R/W ^{a, b}	APSR, EPSR, and IPSR	
IEPSR	RO	EPSR and IPSR	
IAPSR	R/W ^a	APSR and IPSR	
EAPSR	R/W ^b	APSR and EPSR	

Table 2-3. PSR Register Combinations

a. The processor ignores writes to the IPSR bits.

b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

Program Status Register (PSR)

Type R/W, reset 0x0100.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Ν	Z	С	V	Q	ICI	/ IT	THUMB	1			reser	rved			
Туре	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			101	(IT				r 1					10.51			
			ICI	/11				rese	rved				ISRN	NUM		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	Ν	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				0 The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing PSR or APSR .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				0 The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing PSR or APSR .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				1 The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				0 The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing PSR or APSR .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				0 The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing PSR or APSR .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing PSR or APSR .
				This bit is cleared by software using an MRS instruction.

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When EPSR holds the ICI execution state, bits 26:25 are zero.
				The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex TM -M3/M4 Instruction Set Technical User's Manual for more information.
				The value of this field is only meaningful when accessing PSR or EPSR .
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit:
				■ The BLX, BX and POP{PC} instructions
				 Restoration from the stacked xPSR value on an exception return
				 Bit 0 of the vector value on an exception entry or reset
				Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 78 for more information.
				The value of this bit is only meaningful when accessing PSR or EPSR .
23:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When an interrupt occurs during the execution of an LDM, STM, PUSH or POP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When EPSR holds the ICI execution state, bits 11:10 are zero.
				The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the <i>Cortex</i> TM - <i>M3/M4 Instruction Set Technical User's Manual</i> for more information.
				The value of this field is only meaningful when accessing PSR or EPSR .
9:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
5:0	ISRNUM	RO	0x00	IPSR ISR N	umber
				This field co Service Rou	ntains the exception type number of the current Interrupt tine (ISR).
				Value	Description
				0x00	Thread mode
				0x01	Reserved
				0x02	NMI
				0x03	Hard fault
				0x04	Memory management fault
				0x05	Bus fault
				0x06	Usage fault
				0x07-0x0A	Reserved
				0x0B	SVCall
				0x0C	Reserved for Debug
				0x0D	Reserved
				0x0E	PendSV
				0x0F	SysTick
				0x10	Interrupt Vector 0
				0x11	Interrupt Vector 1
				0x2D	Interrupt Vector 29
				0x2E-0x3F	Reserved

See "Exception Types" on page 70 for more information. The value of this field is only meaningful when accessing **PSR** or **IPSR**.

Register 18: Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the *Cortex*[™]-*M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 70.

Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 20 16 22 21 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 Δ 3 2 1 0 PRIMAS reserved RO 0 RO RO RO RO RO R/W Туре 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 **Bit/Field** Name Type Reset Description 31:1 RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 PRIMASK R/W 0 Priority Mask Value Description 1 Prevents the activation of all exceptions with configurable priority. No effect. 0

Priority Mask Register (PRIMASK)

Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 70.

Fault Mask Register	(FAULTMASK)
---------------------	-------------

Type R/W,	reset 0x0000.0000
-----------	-------------------

	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1	1	1	ſ	1 1	rese	rved	1	r	1	1	1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	45		10	10	44	40	0	0	7	0	-		•	0		0	
	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0	
								reserved								FAULTMASK	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Name Type Rese			Reset	Des	cription									
	31:1			ved	R	0	0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
								p. 00		0.000 0.1	0000		operate				
	0		FAULT	MASK	R	W	0	Faul	Fault Mask								
								Valu	ue Desc	cription							
								1	Prev	ents the	activatio	on of all e	exception	ns excen	t for NN	/1	
								•			aouvaux		mooption	le excep			
								0	NO E	ffect.							
									•	or clears		ULTMASK JIer .	c bit on e	xit from	any exo	ception	

Register 20: Base Priority Mask Register (BASEPRI)

The **BASEPRI** register defines the minimum priority for exception processing. When **BASEPRI** is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the **BASEPRI** value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 70.

Base Priority Mask Register (BASEPRI)

Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 100																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1			1		rese	reserved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		-	•	rese	rved					BASEPRI				reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Resei	0	0	0	0	0	U	0	0	U	0	0	0	0	0	0	0	
	Bit/Field		Nam	20	T ./	ре	Reset	Description									
L			Indii		i y	he	Reset	Des	cription								
	31:8		reserv	ved	R	0	0x0000.00	Soft	ware sh	ould not i	rely on t	he value	of a res	erved bit	. To prov	/ide	
									• •	with futu	•				ed bit sh	nould be	
								pres	served a	cross a re	ead-mod	aity-write	operation	on.			
	7:5 BASEPRI R/W 0x0								e Priority	ý							
										on that ha							
										as the value							
										to mask		•			e priority	levels.	
										.,							
								Valu	ue Desc	cription							
								0x0	All e	xceptions	s are uni	masked.					
								0x1	All e	xceptions	s with pr	iority leve	el 1-7 ar	e maske	d.		
								0x2	All e	xceptions	s with pr	iority leve	el 2-7 ar	e maske	d.		
								0x3	All e	xceptions	s with pr	iority leve	el 3-7 ar	e maske	d.		
								0x4	Alle	xceptions	s with pri	iority leve	el 4-7 ar	e maske	d.		
								0x5	All e	xceptions	s with pr	iority leve	el 5-7 ar	e maske	d.		
								0x6	All e	xceptions	s with pri	iority leve	el 6-7 ar	e maske	d.		
								0x7	Alle	xceptions	s with pr	iority leve	el 7 are i	masked.			
	4:0		reser	ved	R	0	0x0	Soft	ware sh	ould not i	elv on t	he value	of a res	erved bit	. To prov	/ide	
						-		com	patibility	with futu	ire prodi	ucts, the	value of	a reserv	•		
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

Control Register (CONTROL)

Register 21: Control Register (CONTROL)

The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC_RETURN value (see Table 2-10 on page 76). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex*TM-*M3/M4 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC_RETURN value, as shown in Table 2-10 on page 76.

Note: When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual*.

Туре	R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	rved	1	•		· ·		1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r		1 1	r	г г		reser	ved	ı -	r	1	r	г т		ASP	TMPL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
E	8it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:2		reserv	ved	R	0	0x0000.00	com	patibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv	•	
	1		ASF	D	R۸	N	0	Activ	ve Stack	Pointer						
								Valu	ue Desc	ription						
								1	PSP	is the cu	urrent sta	ick point	er.			
								0	MSP	is the c	urrent sta	ack point	ter			
													ro and igi ally on ex			e
	0		TMF	۲L	R/\	N	0	Thre	ead Mod	e Privile	ge Level					
								Valu	ue Desc	ription						
								1	Unpr	ivileged	software	can be	executed	l in Thre	ad mode	e.
								0	Only	privilege	ed softwa	are can b	e execut	ted in Th	nread mo	ode.

2.3.5 Exceptions and Interrupts

The Cortex-M3 processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 74 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 85 for more information.

2.3.6 Data Types

The Cortex-M3 supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 62 for more information.

2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM3S301 controller is provided in Table 2-4 on page 61. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 65).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M3 Peripherals" on page 84).

Note: Within the memory map, all reserved space returns a bus fault when read or written.

Start	End	Description	For details, see page
Memory			·
0x0000.0000	0x0000.3FFF	On-chip Flash	215
0x0000.4000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.07FF	Bit-banded on-chip SRAM	209
0x2000.0800	0x21FF.FFFF	Reserved	-
0x2200.0000	0x2200.FFFF	Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000	209
0x2201.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			1
0x4000.0000	0x4000.0FFF	Watchdog timer 0	307
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	236
0x4000.5000	0x4000.5FFF	GPIO Port B	236
0x4000.6000	0x4000.6FFF	GPIO Port C	236
0x4000.7000	0x4000.7FFF	GPIO Port D	236
x4000.8000 0x4000.8FFF SSI0		415	

Table 2-4. Memory Map

Table 2-4. Memory Map (continued)

Start	art End Description		For details, see page
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	370
0x4000.D000	0x4001.FFFF	Reserved	-
Peripherals			
0x4002.0000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	236
0x4002.5000	0x4002.7FFF	Reserved	-
0x4002.8000	0x4002.8FFF	PWM	462
0x4002.9000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer 0	279
0x4003.1000	0x4003.1FFF	Timer 1	279
0x4003.2000	0x4003.7FFF	Reserved	-
0x4003.8000	0x4003.8FFF	ADC0	337
0x4003.9000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	441
0x4003.D000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash memory control	215
0x400F.E000	0x400F.EFFF	System control	163
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		-
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	44
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	44
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	44
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M3 Peripherals (SysTick, NVIC, MPU and SCB)	92
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	45
0xE004.1000	0xFFFF.FFFF	Reserved	-

2.4.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 64).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

2.4.3 Behavior of Memory Accesses

Table 2-5 on page 63 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 62 for more information on memory types and the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 61 for more information).

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FFF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 65).
0x4000.0000 - 0x5FFF.FFFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 65).
0x6000.0000 - 0x9FFF.FFF	External RAM	Normal	-	This executable region is for data.
0xA000.0000 - 0xDFFF.FFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFFF	Reserved	-	-	-

Table 2-5. Memory Access Behavior

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M3 has separate buses that can perform instruction fetches and data accesses simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)" on page 87.

The Cortex-M3 prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.
- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 63 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M3 has the following memory barrier instructions:

- The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.
- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

- MPU programming
 - If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching.
 - Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call. If the MPU configuration code is entered using exception mechanisms, then an ISB instruction is not required.
- Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

Memory map switching

If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map in the program. The DSB instruction ensures subsequent instruction execution uses the updated memory map.

Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of DMB instructions.

For more information on the memory barrier instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 65. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 65. For the specific address range of the bit-band regions, see Table 2-4 on page 61.

Note: A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Address Range		Memory Design	Instruction and Data Assesses		
Start End		Memory Region	Instruction and Data Accesses		
0x2000.0000	0x2000.07FF		Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.		
0x2200.0000	0x2200.FFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.		

Table 2-6. SRAM Memory Bit-Banding Regions

Table 2-7. Peripheral Memor	y Bit-Banding Regions
-----------------------------	-----------------------

Address Range		Memory Region	Instruction and Data Accesses		
Start End					
0x4000.0000	0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.		
0x4200.0000	0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.		

The following formula shows how the alias region maps onto the bit-band region:

bit_word_offset = (byte_offset x 32) + (bit_number x 4)

bit_word_addr = bit_band_base + bit_word_offset

where:

bit_word_offset

The position of the target bit in the bit-band memory region.

bit_word_addr

The address of the word in the alias memory region that maps to the targeted bit.

bit_band_base

The starting address of the alias region.

byte_offset

The number of the byte in the bit-band region that contains the targeted bit.

```
bit_number
```

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 67 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF*32) + (7*4)


■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

0x2200.0000 = 0x2200.0000 + (0*32) + (0*4)

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

0x2200.001C = 0x2200.0000+ (0*32) + (7*4)

Figure 2-4. Bit-Band Mapping



2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.


2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 63 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (lsbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 68 illustrates how data is stored.

Figure 2-5. Data Storage



2.4.7 Synchronization Primitives

The Cortex-M3 instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write was performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Modify the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit.

If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

- **1.** Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- **2.** If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M3 includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the Cortex[™]-M3/M4 Instruction Set Technical User's Manual.

2.5 Exception Model

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 71 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 21 interrupts (listed in Table 2-9 on page 72).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 85.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 85 for more information on exceptions and interrupts.

2.5.1 Exception States

Each exception is in one of the following states:

- **Inactive.** The exception is not active and not pending.
- Pending. The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- Active. An exception that is being serviced by the processor but has not completed.
 - **Note:** An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.
- Active and Pending. The exception is being serviced by the processor, and there is a pending exception from the same source.

2.5.2 Exception Types

The exception types are:

- Reset. Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- Memory Management Fault. A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The MPU or the fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions, even if the MPU is disabled.
- Bus Fault. A bus fault is an exception that occurs because of a memory-related fault for an
 instruction or data memory transaction such as a prefetch fault or a memory access fault. This
 fault can be enabled or disabled.
- Usage Fault. A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
 - An undefined instruction
 - An illegal unaligned access
 - Invalid state on instruction execution

An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- SVCall. A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- Debug Monitor. This exception is caused by the debug monitor (when not halting). This exception is only active when enabled. This exception does not activate if it is a lower priority than the current activation.
- PendSV. PendSV is a pendable, interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active. PendSV is triggered using the Interrupt Control and State (INTCTRL) register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 72 lists the interrupts on the LM3S301 controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 71 shows as having configurable priority (see the **SYSHNDCTRL** register on page 120 and the **DISO** register on page 99).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 76.

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable ^c	0x0000.0010	Synchronous
Bus Fault	5	programmable ^c	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable ^c	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable ^c	0x0000.002C	Synchronous
Debug Monitor	12	programmable ^c	0x0000.0030	Synchronous
-	13	-	-	Reserved

Table 2-8. Exception Types

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation			
PendSV	14	programmable ^c	0x0000.0038	Asynchronous			
SysTick	15	programmable ^c	0x0000.003C	Asynchronous			
Interrupts	16 and above	programmable ^d	0x0000.0040 and above	Asynchronous			

Table 2-8. Exception Types (continued)

a. 0 is the default priority for all the programmable priorities.

b. See "Vector Table" on page 73.

c. See SYSPRI1 on page 117.

d. See **PRIn** registers on page 103.

Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	-	Reserved
23	7	0x0000.005C	SSI0
24-25	8-9	-	Reserved
26	10	0x0000.0068	PWM Generator 0
27-29	11-13	-	Reserved
30	14	0x0000.0078	ADC0 Sequence 0
31	15	0x0000.007C	ADC0 Sequence 1
32	16	0x0000.0080	ADC0 Sequence 2
33	17	0x0000.0084	ADC0 Sequence 3
34	18	0x0000.0088	Watchdog Timer 0
35	19	0x0000.008C	Timer 0A
36	20	0x0000.0090	Timer 0B
37	21	0x0000.0094	Timer 1A
38	22	0x0000.0098	Timer 1B
39-40	23-24	-	Reserved
41	25	0x0000.00A4	Analog Comparator 0
42	26	0x0000.00A8	Analog Comparator 1
43	27	-	Reserved
44	28	0x0000.00B0	System Control
45	29	0x0000.00B4	Flash Memory Control

2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- **Fault Handlers.** Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- **System Handlers.** NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 71. Figure 2-6 on page 73 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

Figure 2-6. Vector Table

Exception number	IRQ number	Offset	Vector
45	29	0v00B4	IRQ29
-3 18 17 16 15 14 13 12 11	2 1 0 -1 -2	0x00B4 0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved for Debug SVCall
10 9 8 7		0x002C	Reserved
6	-10	0x0018	Usage fault
5	-11	0x0018	Bus fault
4	-12	0x0014	Memory management fault
3	-13	0x000C	Hard fault
2	-14	0x0008	NMI
1		0x00003 0x00004 0x00000	Reset Initial SP value

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different memory location, in the range 0x0000.0100 to 0x3FFF.FF00 (see "Vector Table" on page 73). Note that when configuring the **VTABLE** register, the offset must be aligned on a 256-byte boundary.

2.5.5 Exception Priorities

As Table 2-8 on page 71 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see page 117 and page 103.

Note: Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 111.

2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

- Preemption. When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 74 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 75 more information.
- Return. Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not

handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 76 for more information.

- Tail-Chaining. This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

2.5.7.1 Exception Entry


Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 57, **FAULTMASK** on page 58, and **BASEPRI** on page 59). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.

Figure 2-7. Exception Stack Frame



Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. Unless stack alignment is disabled, the stack frame is aligned to a double-word address. If the STKALIGN bit of the **Configuration Control (CCR)** register is set, stack align adjustment is performed during stacking.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the LR, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC_RETURN value into the **PC**:

- An LDM or POP instruction that loads the PC
- A BX instruction using any register
- An LDR instruction with the PC as the destination

EXC_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest four bits of this value provide information on the return stack and processor mode. Table 2-10 on page 76 shows the EXC_RETURN values with a description of the exception return behavior.

EXC_RETURN bits 31:4 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

EXC_RETURN[31:0]	Description
0xFFFF.FFF0	Reserved
0xFFFF.FFF1	Return to Handler mode.
	Exception return uses state from MSP .
	Execution uses MSP after return.
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved
0xFFFF.FFF9	Return to Thread mode.
	Exception return uses state from MSP .
	Execution uses MSP after return.
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved
0xFFFF.FFFD	Return to Thread mode.
	Exception return uses state from PSP .
	Execution uses PSP after return.
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved

Table 2-10. Exception Return Behavior

2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 69). The following conditions generate a fault:

- A bus error on an instruction fetch or vector table load or a data access.
- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.
- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).
- An MPU fault because of a privilege violation or an attempt to access an unmanaged region.

2.6.1 Fault Types

Table 2-11 on page 77 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 124 for more information about the fault status registers.

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED
MPU or default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR ^a
MPU or default memory mismatch on data access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	DERR
MPU or default memory mismatch on exception stacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MSTKE
MPU or default memory mismatch on exception unstacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MUSTKE
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state ^b	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

Table 2-11. Faults

a. Occurs on an access to an XN region even if the MPU is disabled.

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

2.6.2 Fault Escalation and Hard Faults

All fault exceptions except for hard fault have configurable exception priority (see **SYSPRI1** on page 117). Software can disable execution of the handlers for these faults (see **SYSHNDCTRL** on page 120).

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 69.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

Note: Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 78.

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 130
, ,	Memory Management Fault Status	Memory Management Fault	page 124
fault	(MFAULTSTAT) Address (MMADDR)		page 131
Bus fault	Bus Fault Status (BFAULTSTAT)	Bus Fault Address	page 124
		(FAULTADDR)	
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 124

Table 2-12. Fault Status and Fault Address Registers

2.6.4 Lockup

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset, an NMI occurs, or it is halted by a debugger.

Note: If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

2.7 **Power Management**

The Cortex-M3 processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 113). For more information about the behavior of the sleep modes, see "System Control" on page 160.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 80). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the *Cortex*[™]-*M*3/*M*4 *Instruction Set Technical User's Manual* for more information.

2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex[™]-M3/M4 Instruction Set Technical User's Manual for more information.

2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of all exception handlers, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 57 and page 58.

2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 113.

2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 80 lists the supported instructions.

Note: In Table 2-13 on page 80:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *Cortex*[™]-*M*3/*M*4 *Instruction Set Technical User's Manual*.

Mnemonic	Operands	Brief Description	Flags	
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V	
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V	
ADD, ADDW	{Rd,} Rn , #imm12	Add	N,Z,C,V	
ADR	Rd, label	Load PC-relative address	-	
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C	
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C	
В	label	Branch	-	
BFC	Rd, #lsb, #width	Bit field clear	-	
BFI	Rd, Rn, #lsb, #width	Bit field insert	-	
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C	
ВКРТ	#imm	Breakpoint	-	
BL	label	Branch with link	-	
BLX	Rm	Branch indirect with link	-	
BX	Rm	Branch indirect	-	
CBNZ	Rn, label	Compare and branch if non-zero	-	

Table 2-13. Cortex-M3 Instruction Summary

Mnemonic	Operands	Brief Description	Flags	
BZ Rn, label		Compare and branch if zero	-	
CLREX	-	Clear exclusive	-	
CLZ	Rd, Rm	Count leading zeros	-	
CMN	Rn, Op2	Compare negative	N,Z,C,V	
CMP	Rn, Op2	Compare	N,Z,C,V	
CPSID	i	Change processor state, disable interrupts	-	
CPSIE	i	Change processor state, enable interrupts	-	
DMB	-	Data memory barrier	-	
DSB	-	Data synchronization barrier	-	
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C	
ISB	-	Instruction synchronization barrier	-	
IT	-	If-Then condition block	-	
LDM	Rn{!}, reglist	Load multiple registers, increment after	-	
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-	
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-	
LDR	Rt, [Rn, #offset]	Load register with word	-	
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-	
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-	
LDREX	Rt, [Rn, #offset]	Load register exclusive	-	
LDREXB	Rt, [Rn]	Load register exclusive with byte	-	
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-	
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-	
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-	
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword -		
LDRT	Rt, [Rn, #offset]	Load register with word	-	
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical shift left	N,Z,C	
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical shift right	N,Z,C	
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-	
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-	
MOV, MOVS	Rd, Op2	Move	N,Z,C	
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C	
MOVT	Rd, #imm16	Move top	-	
MRS	Rd, spec_reg	Move from special register to general register	-	
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V	
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result N, Z		
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C	
NOP	-	No operation -		
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C	

Mnemonic	Operands	Brief Description	Flags	
RR, ORRS {Rd,} Rn, Op2		Logical OR	N,Z,C	
POP	reglist	Pop registers from stack	-	
PUSH	reglist	Push registers onto stack	-	
RBIT	Rd, Rn	Reverse bits	-	
REV	Rd, Rn	Reverse byte order in a word	-	
REV16	Rd, Rn	Reverse byte order in each halfword	-	
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-	
ROR, RORS	Rd, Rm, <rs #n="" =""></rs>	Rotate right	N,Z,C	
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C	
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V	
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V	
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-	
SDIV	{Rd,} Rn, Rm	Signed divide	-	
SEV	-	Send event	-	
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-	
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-	
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q	
STM	Rn{!}, reglist	Store multiple registers, increment after	-	
STMDB, STMEA	Rn{!}, reglist	Store multiple registers, decrement before	-	
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-	
STR	Rt, [Rn {, #offset}]	Store register word	-	
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-	
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-	
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-	
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-	
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-	
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-	
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-	
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-	
STRT	Rt, [Rn {, #offset}]	Store register word	-	
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V	
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant	N,Z,C,V	
SVC	#imm	Supervisor call	-	
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte -		
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword -		
ГВВ	[Rn, Rm]	Table branch byte -		
ГВН	[Rn, Rm, LSL #1]	Table branch halfword -		
ΓEQ	Rn, Op2	Test equivalence	N,Z,C	
TST	Rn, Op2	Test	N,Z,C	

Table 2-13. Cortex-M3 Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
UBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-
UDIV	{Rd,} Rn, Rm	Unsigned divide	-
UMLAL	RdLo, RdHi, Rn, Rm	, Rn, Rm Unsigned multiply with accumulate - (32x32+32+32), 64-bit result	
UMULL	RdLo, RdHi, Rn, Rm	L, Rn, Rm Unsigned multiply (32x 2), 64-bit result	
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
UXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-
WFE	-	Wait for event	-
WFI	-	Wait for interrupt	-

Table 2-13. Cortex-M3 Instruction Summary (continued)

3 Cortex-M3 Peripherals

This chapter provides information on the Stellaris[®] implementation of the Cortex-M3 processor peripherals, including:

SysTick (see page 84)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 85)
 - Facilitates low-latency exception and interrupt handling
 - Controls power management
 - Implements system control registers
- System Control Block (SCB) (see page 87)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

Memory Protection Unit (MPU) (see page 87)

Supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

Table 3-1 on page 84 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

Address	Core Peripheral	Description (see page)
0xE000.E010-0xE000.E01F	System Timer	84
0xE000.E100-0xE000.E4EF	Nested Vectored Interrupt Controller	85
0xE000.EF00-0xE000.EF03		
0xE000.ED00-0xE000.ED3F	System Control Block	87
0xE000.ED90-0xE000.EDB8	Memory Protection Unit	87

Table 3-1. Core Peripheral Register Regions

3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor peripherals: SysTick, NVIC, SCB and MPU.

3.1.1 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.

- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on the system clock. If this clock signal is stopped for low power mode, the SysTick counter stops. Ensure software uses aligned word accesses to access the SysTick registers.

Note: When the processor is halted for debugging, the counter does not decrement.

3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 21 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 86 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the Software Trigger Interrupt (SWTRIG) register to make a Software-Generated Interrupt pending. See the INT bit in the PEND0 register on page 100 or SWTRIG on page 105.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
 - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
 - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed the state of the interrupt changes to pending and active. In this case, when the processor returns from the ISR the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR.

If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.

- Software writes to the corresponding interrupt clear-pending register bit
 - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

- For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending or to active, if the state was active and pending.

3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

3.1.4 Memory Protection Unit (MPU)

This section describes the Memory protection unit (MPU). The MPU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The MPU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M3 MPU defines eight separate memory regions, 0-7, and a background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M3 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in an OS environment. In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes" on page 62 for more information).

Table 3-2 on page 87 shows the possible MPU region attributes. See the section called "MPU Configuration for a Stellaris Microcontroller" on page 91 for guidelines for programming a microcontroller implementation.

Memory Type	Description	
Strongly Ordered	All accesses to Strongly Ordered memory occur in program order.	
Device	Memory-mapped peripherals	
Normal	Normal memory	

Table 3-2. Memory Attributes Summary

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU Region Attribute and Size (MPUATTR) register, all MPU registers must be accessed with aligned word accesses.
- The **MPUATTR** register can be accessed with byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

3.1.4.1 Updating an MPU Region

To update the attributes for an MPU region, the **MPU Region Number (MPUNUMBER)**, **MPU Region Base Address (MPUBASE)** and **MPUATTR** registers must be updated. Each register can be programmed separately or with a multiple-word write to program all of these registers. You can use the **MPUBASEx** and **MPUATTRx** aliases to program up to four regions simultaneously using an STM instruction.

Updating an MPU Region Using Separate Words

This example simple code configures one region:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
LDR R0,=MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R4, [R0, #0x4] ; Region Base Address
STRH R2, [R0, #0x8] ; Region Size and Enable
STRH R3, [R0, #0xA] ; Region Attribute
```

Disable a region before writing new region settings to the MPU if you have previously enabled the region being changed. For example:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
                         ; 0xE000ED98, MPU region number register
; Region Number
LDR R0,=MPUNUMBER
STR R1, [R0, #0x0]
BIC R2, R2, #1
                           ; Disable
STRH R2, [R0, #0x8]
STR R4, [R0, #0x4]
STRH R3, [R0, #0xA]
                           ; Region Size and Enable
                           ; Region Base Address
                           ; Region Attribute
ORR R2, #1
                            ; Enable
STRH R2, [R0, #0x8]
                           ; Region Size and Enable
```

Software must use memory barrier instructions:

- Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanism cause memory barrier behavior.

Software does not need any memory barrier instructions during MPU setup, because it accesses the MPU through the Private Peripheral Bus (PPB), which is a Strongly Ordered memory region.

For example, if all of the memory access behavior is intended to take effect immediately after the programming sequence, then a DSB instruction and an ISB instruction should be used. A DSB is required after changing MPU settings, such as at the end of context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

Updating an MPU Region Using Multi-Word Writes

The MPU can be programmed directly using multi-word writes, depending how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

An STM instruction can be used to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STM R0, {R1-R3} ; Region number, address, attribute, size and enable
```

This operation can be done in two words for pre-packed information, meaning that the **MPU Region Base Address (MPUBASE)** register (see page 137) contains the required region number and has the VALID bit set. This method can be used when the data is statically packed, for example in a boot loader:

Subregions


Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the **MPU Region Attribute and Size (MPUATTR)** register (see page 139) to disable a subregion. The least-significant bit of the SRD field controls the first subregion, and the most-significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be configured to 0×00 , otherwise the MPU behavior is unpredictable.

Example of SRD Use

Two regions with the same base address overlap. Region one is 128 KB, and region two is 512 KB. To ensure the attributes from region one apply to the first 128 KB region, configure the SRD field for region two to 0x03 to disable the first two subregions, as Figure 3-1 on page 90 shows.

Figure 3-1. SRD Use Example



3.1.4.2 MPU Access Permission Attributes

The access permission bits, TEX, S, C, B, AP, and XN of the **MPUATTR** register, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

Table 3-3 on page 90 shows the encodings for the TEX, C, B, and S access permission bits. All encodings are shown for completeness, however the current implementation of the Cortex-M3 does not support the concept of cacheability or shareability. Refer to the section called "MPU Configuration for a Stellaris Microcontroller" on page 91 for information on programming the MPU for Stellaris implementations.

TEX	S	С	В	Memory Type	Shareability	Other Attributes
000b	x ^a	0	0	Strongly Ordered	Shareable	-
000	x ^a	0	1	Device	Shareable	-
000	0	1	0	Normal	Not shareable	
000	1	1	0	Normal	Shareable	Outer and inner
000	0	1	1	Normal	Not shareable	write-through. No write allocate.
000	1	1	1	Normal	Shareable	
001	0	0	0	Normal	Not shareable	Outer and inner
001	1	0	0	Normal	Shareable	noncacheable.
001	x ^a	0	1	Reserved encoding	-	-
001	x ^a	1	0	Reserved encoding	-	-
001	0	1	1	Normal	Not shareable	Outer and inner
001	1	1	1	Normal	Shareable	write-back. Write and read allocate.
010	x ^a	0	0	Device	Not shareable	Nonshared Device.
010	x ^a	0	1	Reserved encoding	-	-
010	x ^a	1	x ^a	Reserved encoding	-	-

Table 3-3. TEX, S, C, and B Bit Field Encoding

TEX	S	С	В	Memory Type	Shareability	Other Attributes		
1BB	0	А	А	Normal	Not shareable	Cached memory (BB =		
1BB	1	A A Normal		Normal	Shareable	outer policy, AA = inner policy).		
						See Table 3-4 for the encoding of the AA and BB bits.		

Table 3-3, TEX.	, C, and B Bit Field Encoding (co	ontinued)
	, e, and b bit i lora Enobaling (e.	sincina day

a. The MPU ignores the value of this bit.

Table 3-4 on page 91 shows the cache policy for memory attribute encodings with a TEX value in the range of 0x4-0x7.

Table 3-4. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate

Table 3-5 on page 91 shows the AP encodings in the **MPUATTR** register that define the access permissions for privileged and unprivileged software.

Table 3-5. AP Bit Field Encoding

AP Bit Field	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.

MPU Configuration for a Stellaris Microcontroller

Stellaris microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 91.

Table 3-6. Memory Region Attributes for Stellaris Microcontrollers

Memory Region	TEX	S	С	В	Memory Type and Attributes
Flash memory	000b	0	1	0	Normal memory, non-shareable, write-through
Internal SRAM	000b	1	1	0	Normal memory, shareable, write-through
External SRAM	000b	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	000b	1	0	1	Device memory, shareable

In current Stellaris microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations.

3.1.4.3 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault (see "Exceptions and Interrupts" on page 61 for more information). The **MFAULTSTAT** register indicates the cause of the fault. See page 124 for more information.

3.2 Register Map

Table 3-7 on page 92 lists the Cortex-M3 Peripheral SysTick, NVIC, MPU and SCB registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

Note: Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Offset	Name	Description	See page		
System T	imer (SysTick) Registers				
0x010	STCTRL	R/W	0x0000.0000	SysTick Control and Status Register	94
0x014	STRELOAD	R/W	0x0000.0000	SysTick Reload Value Register	96
0x018	STCURRENT	R/WC	0x0000.0000	SysTick Current Value Register	97
Nested V	ectored Interrupt Control	ler (NVIC)	Registers		
0x100	EN0	R/W	0x0000.0000	Interrupt 0-29 Set Enable	98
0x180	DISO	R/W	0x0000.0000	Interrupt 0-29 Clear Enable	99
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-29 Set Pending	100
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-29 Clear Pending	101
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-29 Active Bit	102
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	103
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	103
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	103
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	103
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	103
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	103
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	103
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-29 Priority	103
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	105

Table 3-7. Peripherals Register Map

Offset	Name	Туре	Reset	Description	See page
System C	ontrol Block (SCB) R	egisters		·	
0xD00	CPUID	RO	0x410F.C231	CPU ID Base	106
0xD04	INTCTRL	R/W	0x0000.0000	Interrupt Control and State	107
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	110
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	111
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	113
0xD14	CFGCTRL	R/W	0x0000.0000	Configuration and Control	115
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	117
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	118
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	119
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	120
0xD28	FAULTSTAT	Configurable Fault Status	124		
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	130
0xD34	MMADDR	R/W	-	Memory Management Fault Address	131
0xD38	FAULTADDR	R/W	-	Bus Fault Address	132
Memory F	Protection Unit (MPU)	Registers			
0xD90	MPUTYPE	RO	0x0000.0800	МРИ Туре	133
0xD94	MPUCTRL	R/W	0x0000.0000	MPU Control	134
0xD98	MPUNUMBER	R/W	0x0000.0000	MPU Region Number	136
0xD9C	MPUBASE	R/W	0x0000.0000	MPU Region Base Address	137
0xDA0	MPUATTR	R/W	0x0000.0000	MPU Region Attribute and Size	139
0xDA4	MPUBASE1	R/W	0x0000.0000	MPU Region Base Address Alias 1	137
0xDA8	MPUATTR1	R/W	0x0000.0000	MPU Region Attribute and Size Alias 1	139
0xDAC	MPUBASE2	R/W	0x0000.0000	MPU Region Base Address Alias 2	137
0xDB0	MPUATTR2	R/W	0x0000.0000	MPU Region Attribute and Size Alias 2	139
0xDB4	MPUBASE3	R/W	0x0000.0000	MPU Region Base Address Alias 3	137
0xDB8	MPUATTR3	R/W	0x0000.0000	MPU Region Attribute and Size Alias 3	139

Table 3-7. Peripherals Register Map (continued)

3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

Note: This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1				1 1	reserved						1		COUNT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ľ		1		· · ·		reserved		r		r			CLK_SRC	INTEN	ENABLE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	Bit/Field Name Type Reset								cription							
31:17 reserved RO 0x000 Software should not rely on the value of compatibility with future products, the value of preserved across a read-modify-write of the company of the company. The company of the company. The company of the company of the company of the company of the co											value o	f a reserv				
	16		COU	NT	R	С	0	Cou	nt Flag							
								Val	ue	Descrip	otion					
				0 The SysTick timer has not this bit was read.							ot count	ed to 0 sir	ice the l	ast time		
								1		5	sTick tin was rea		counted	to 0 since	the las	t time
								is w If re ^{Mas} the Deb	ritten wit ad by the terTyp COUNT b	h any va e debugg e bit in th it is not o face V5 /	ilue. ger using ne AHB- changed	the DAI AP Con by the d	P, this b trol Reg lebugge	the STCU it is cleare gister is c er read. Se n for more	ed only i lear. Ot ee the A	if the herwise, <i>RM</i> ®
	15:3		reserv	ved	R	С	0x000	com		with futu	ure prod	ucts, the	value o	served bit. f a reserv on.		
	2		CLK_S	SRC	R/	W	0	Cloc	ck Sourc	е						
								Val	ue Desc	ription						
								0		nal refei		ock. (Not	implem	ented for	most S	tellaris
								1	Syste	em clock	Ĩ					
								Because an external reference clock is not implemented, this bit must be set in order for SysTick to operate.								

Bit/Field	Name	Туре	Reset	Descriptio	on					
1	INTEN	R/W	0	Interrupt Enable						
				Value	Description					
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.					
				1	An interrupt is generated to the NVIC when SysTick counts to 0.					
0	ENABLE	R/W	0	Enable						
				Value	Description					
				0	The counter is disabled.					
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.					

SysTick Reload Value Register (STRELOAD)

Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

Note: This register can only be accessed from privileged mode.

The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

Base 0xE000.E000 Offset 0x014 Type R/W, reset 0x0000.0000 31 30 29 28 21 20 16 27 26 25 24 23 22 19 18 17 RELOAD reserved RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре RO 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 RELOAD R/W R/W R/W Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:24 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RELOAD 23:0 R/W 0x00.0000 **Reload Value** Value to load into the SysTick Current Value (STCURRENT) register when the counter reaches 0.

July 14, 2014

Register 3: SysTick Current Value Register (STCURRENT), offset 0x018

Note: This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

SysTick Current Value Register (STCURRENT)

Base 0xE000.E000 Offset 0x018

Type R/WC, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	rese	rved		г г					CUR	I RENT	1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1				CUR	RENT			•			1	'
Туре	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name Type Reset					Des	cription									
	31:24		reserv	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	23:0		CURR	ENT	R/V	VC	0x00.000	0 Cur	rent Valu	е						
												the time	•			
								This register is write-clear. Writing to it with any value clears the register. Clearing this register also clears the COUNT bit of the STCTRL register.								

3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 110.

Register 4: Interrupt 0-29 Set Enable (EN0), offset 0x100

Note: This register can only be accessed from privileged mode.

The **EN0** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 72 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Base Offse	0xE000.I t 0x100		0.0000	(ENO)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved		I			1 1									
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r	I	1			1 1	IN	IT.	[1	r	1	1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field Name Type Reset							Des	cription							
	31:30		reser	ved	R	0	0x0	com	patibility	with fut	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	vide nould be
	29:0		IN	Г	R/	W	0x000.0000	Inter	rrupt Ena	able						
								Valu	ue	Descri	ption					
								0		On a re	ead, indi	cates the	e interrup	ot is disa	bled.	
										On a w	rite, no e	effect.				
								1		On a re	ead, indi	cates the	e interrup	ot is enal	bled.	
								On a write, enables the interrupt.								
								A bit can only be cleared by setting the corresponding INT[n] bit in the DISn register.								bit in

Interrupt 0-29 Set Enable (EN0)

Register 5: Interrupt 0-29 Clear Enable (DIS0), offset 0x180

Note: This register can only be accessed from privileged mode.

The **DIS0** register disables interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 72 for interrupt assignments.

Base Offse	0xE000.I t 0x180	E000		e (DIS0)											
Туре	R/W, rese															
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved				-			IN	іт	-	-		-	-	
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1			1	T T	II	NT I		1	1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:30		reser	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	29:0		IN	Г	R/	w o	0x000.0000) Inte	rrupt Dis	able						
								Val	ue Desc	ription						
								0	On a	read, in	dicates	he interr	upt is di	sabled.		
										write, n						
								1	On a read, indicates the interrupt is enabled.							
										On a write, clears the corresponding INT[n] bit in the EN0						
										-		errupt [n]	0	.1N I [[]]		LINU

Register 6: Interrupt 0-29 Set Pending (PEND0), offset 0x200

Note: This register can only be accessed from privileged mode.

The **PEND0** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 72 for interrupt assignments.

Interrupt 0-29 Set Pending (PEND0) Base 0xE000.E000

Offset 0x200 Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reser	ved			, , ,		1 1		1	I INT	1	1	1	1	1	
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1					II	NT	1	1	1	1	1	I	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:30		reserv		R		0x0	com pres	patibilit served a	nould not y with futi across a r	ure prod ead-mo	ucts, the	value of	a reserv	•	
	29:0		INT		R/	VV	0x000.0000	Inte	rrupt Se	et Pending	9					
								Val	ue	Descript	ion					
								0		On a rea	ad, indic	ates that	the inter	rupt is n	ot pendi	ng.
										On a wri	te, no e	ffect.				
								1		On a rea	ad, indic	ates that	the inter	rupt is p	ending.	
										On a wri even if it		orrespon oled.	iding inte	errupt is	set to pe	ending
								If the		sponding	interrup	t is alread	dy pendi	ng, settii	ng a bit l	nas no
										nly be clea I D0 regist		setting th	e corres	sponding	INT[n]] bit in

Register 7: Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280

Note: This register can only be accessed from privileged mode.

The **UNPEND0** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 72 for interrupt assignments.

Interrupt 0-29 Clear Pending (UNPEND0)

Base 0xE000.E000

Offset 0x280 Type R/W, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Type RO RO RW	71	,															
Type Rov		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 <th></th> <th>rese</th> <th>rved</th> <th></th> <th>1</th> <th>1 1 1</th> <th></th> <th>1 1</th> <th></th> <th>"</th> <th>NT</th> <th></th> <th>1</th> <th>1</th> <th>r</th> <th>1</th> <th>'</th>		rese	rved		1	1 1 1		1 1		"	NT		1	1	r	1	'
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Type R/W R/W <td>Туре</td> <td>RO</td> <td>RO</td> <td>R/W</td>	Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Type R/W	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type R/W		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 <th></th> <th></th> <th>ſ</th> <th>1</th> <th>1</th> <th>1 1 1</th> <th></th> <th>1 1</th> <th>IN[.]</th> <th>Г</th> <th>I</th> <th>[</th> <th>1</th> <th>1</th> <th>ſ</th> <th>1</th> <th>1</th>			ſ	1	1	1 1 1		1 1	IN [.]	Г	I	[1	1	ſ	1	1
Bit/Field Name Type Reset Description 31:30 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 29:0 INT R/W 0x000.0000 Interrupt Clear Pending Value Description 0 On a read, indicates that the interrupt is not pending. On a write, no effect. 1 On a read, indicates that the interrupt is pending. On a write, clears the corresponding INT[n] bit in the PENDO register, so that interrupt [n] is no longer pending. Setting a bit does not affect the active state of the corresponding													R/W				
 31:30 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 29:0 INT R/W 0x000.0000 Interrupt Clear Pending Value Description 0 On a read, indicates that the interrupt is not pending. On a write, no effect. 1 On a read, indicates that the interrupt is pending. On a write, clears the corresponding INT[n] bit in the PEND0 register, so that interrupt [n] is no longer pending. Setting a bit does not affect the active state of the corresponding 	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
On a write, no effect. 1 On a read, indicates that the interrupt is pending. On a write, clears the corresponding INT[n] bit in the PENDO register, so that interrupt [n] is no longer pending. Setting a bit does not affect the active state of the corresponding	E	31:30		:30 reserved					Softv comp prese Intern Valu	tware should not rely on the value of a reserved bit. To provide apatibility with future products, the value of a reserved bit should the served across a read-modify-write operation.							
On a write, clears the corresponding INT[n] bit in the PEND0 register, so that interrupt [n] is no longer pending. Setting a bit does not affect the active state of the corresponding									0		,			nterrupt	is not pe	nding.	
register, so that interrupt [n] is no longer pending. Setting a bit does not affect the active state of the corresponding									1	On a	a read, in	dicates	that the i	nterrupt	is pendir	ng.	
														0			PEND0
												oes not	affect the	e active s	tate of the	e corres	ponding

Register 8: Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300

Note: This register can only be accessed from privileged mode.

The ACTIVE0 register indicates which interrupts are active. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 72 for interrupt assignments.

Caution - Do not manually set or clear the bits in this register.

Interrupt 0-29 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300 Type RO, reset 0x0000.0000

21	-,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved		1	1		r	1	ו או	I IT	1	1	r 1	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	1	1	1		I	I I	NT I	I	1	1			I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29:0	INT	RO	0x000.0000	Interrupt Active

Value Description

0 The corresponding interrupt is not active.

1 The corresponding interrupt is active, or active and pending. Register 9: Interrupt 0-3 Priority (PRI0), offset 0x400 Register 10: Interrupt 4-7 Priority (PRI1), offset 0x404 Register 11: Interrupt 8-11 Priority (PRI2), offset 0x408 Register 12: Interrupt 12-15 Priority (PRI3), offset 0x40C Register 13: Interrupt 16-19 Priority (PRI4), offset 0x410 Register 14: Interrupt 20-23 Priority (PRI5), offset 0x414 Register 15: Interrupt 24-27 Priority (PRI6), offset 0x418 Register 16: Interrupt 28-29 Priority (PRI7), offset 0x41C

Note: This register can only be accessed from privileged mode.

The **PRIn** registers provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 72 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 111) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

inter	nupt 0-	3 FIIUII		,												
Offse	0xE000. t 0x400 R/W, res	E000 et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[INTD	1		1	reserved				INTC	Î			reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		INTB	1		1	reserved				INTA	î		1	reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	3it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:29		INT	D	R	W	0x0	Inte	rrupt Pric	ority for I	nterrupt	[4n+3]				
[4 P					[4n+ PRI	+3], wher	e n is the o on). Th	e numbei ie lower i	r of the Ir	nterrupt	terrupt wite Priority eater the	register	(n=0 for			

Interrupt 0-3 Priority (PRI0)

Bit/Field	Name	Туре	Reset	Description
28:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:21	INTC	R/W	0x0	Interrupt Priority for Interrupt [4n+2] This field holds a priority value, 0-7, for the interrupt with the number [4n+2], where n is the number of the Interrupt Priority register (n=0 for PRI0 , and so on). The lower the value, the greater the priority of the corresponding interrupt.
20:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:13	INTB	R/W	0x0	Interrupt Priority for Interrupt [4n+1] This field holds a priority value, 0-7, for the interrupt with the number [4n+1], where n is the number of the Interrupt Priority register (n=0 for PRI0 , and so on). The lower the value, the greater the priority of the corresponding interrupt.
12:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	INTA	R/W	0x0	Interrupt Priority for Interrupt [4n] This field holds a priority value, 0-7, for the interrupt with the number [4n], where n is the number of the Interrupt Priority register (n=0 for PRI0 , and so on). The lower the value, the greater the priority of the corresponding interrupt.
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 17: Software Trigger Interrupt (SWTRIG), offset 0xF00

Note: Only privileged software can enable unprivileged access to the SWTRIG register.

Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 72 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 115) is set, unprivileged software can access the **SWTRIG** register.

Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

011001 0/1	00
Type WO,	reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved		I					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1 1 1	reserved	1 1		1 I		1			INTID		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	wo	wo	wo	wo	wo
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:5		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	4:0		INTI	D	W	0	0x00	Inte	rrupt ID							
									s field hold x3 genera		•		•	GI. For e	example	, a value

3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.

Register 18: CPU ID Base (CPUID), offset 0xD00

Note: This register can only be accessed from privileged mode.

The **CPUID** register contains the ARM® Cortex [™]-M3 processor part number, version, and implementation information.

Base Offse	J ID Bas 0xE000.E t 0xD00 RO, reset	2000	-														
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	•		•		/P I		· ·				AR	•			ON .	•	
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ľ		1	1		PA	RTNO				•	•		R	EV		
Type Reset	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:24		IMF	C	R	0	0x41	Imp	lementer	Code							
								Val	ue Desc	ription							
									1 ARM								
23:20 VAR RO 0x0 Variant Number																	
								Val	ue Desc	ription							
								0x0	Ther		in the rnp	on produ	ct revisio	on identif	ier, for e	xample	
	19:16		COI	N	R	0	0xF	Con	stant								
	10.10		001			0	UNI										
									ue Desc								
								0xF	Alwa	ys reads	s as 0xF.						
	15:4		PART	NO	R	0	0xC23	Part	Number	-							
								Val	ue Des	cription							
								0x0	C23 Cort	ex-M3 p	rocesso	r.					
	3:0		RE	V	R	0	0x1	0x1 Revision Number									
								Val	ue Desc	ription							
								Value Description0x1 The pn value in the rnpn product revision identifier, for example, the 1 in r0p1.									

Register 19: Interrupt Control and State (INTCTRL), offset 0xD04

Note: This register can only be accessed from privileged mode.

The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.

When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

Base Offse	rrupt Cc 0xE000.E t 0xD04 R/W, rese	E000		e (INTC	TRL)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NMISET	rese	l erved	PENDSV	UNPENDSV	PENDSTSET	PENDSTCLR	reserved	ISRPRE	ISRPEND		rese	erved	1	VECF	PEND
Type Reset	R/W 0	RO 0	RO 0	R/W 0	WO 0	R/W 0	WO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r i		PEND	1	RETBASE		1	reserved				1	1	ACT	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field Name Type Reset					Des	cription									
	31		NMIS	SET	R/	W	0	NMI	Set Per	nding						
								Valu	ue Desc	ription						
								0	On a	read, ind	licates	an NMI e	exceptior	n is not p	ending.	
									On a	write, no	effect.					
								1	On a	read, ind	licates	an NMI e	exceptior	n is pend	ing.	
									On a	write, ch	anges t	he NMI	exceptio	n state to	o pending	g.
								ente this this	ers the N bit, and bit by th	II is the h MI excep clears this e NMI exc vhile the p	tion hai s bit on ception	ndler as entering handler	soon as the inte returns 1	it registe rrupt har 1 only if t	ndler. A r	etting o ead of
	30:29		reser	ved	R	0	0x0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv	•	
	28		PEN	DSV	R/	W	0	Pen	dSV Set	Pending						
								Valu	ue Desc	ription						
								0	On a	read, ind	licates	a PendS	V except	tion is no	ot pendin	g.
									On a	write, no	effect.					
								1		read, ind			•	•	•	
									On a	write, ch	anges t	he Pend	SV exce	ption sta	te to per	nding.
									-	oit is the c s bit is cle					•	

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				 Value Description On a write, no effect. On a write, removes the pending state from the PendSV exception.
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				 Value Description On a read, indicates a SysTick exception is not pending. On a write, no effect. On a read, indicates a SysTick exception is pending. On a write, changes the SysTick exception state to pending.
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	SysTick Clear Pending Value Description 0 On a write, no effect. 1 On a write, removes the pending state from the SysTick exception. This bit is write only; on a register read, its value is unknown.
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt HandlingValueDescription0The release from halt does not take an interrupt.1The release from halt takes an interrupt.This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt PendingValueDescription0No interrupt is pending.1An interrupt is pending.This bit provides status for all interrupts excluding NMI and Faults.
21:18	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:12	VECPEND	RO	0x00	Interrupt Pending Vector Number This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.
				Value Description
				0x00 No exceptions are pending
				0x01 Reserved
				0x02 NMI
				0x03 Hard fault
				0x04 Memory management fault
				0x05 Bus fault
				0x06 Usage fault
				0x07-0x0A Reserved
				0x0B SVCall
				0x0C Reserved for Debug
				0x0D Reserved
				0x0E PendSV
				0x0F SysTick
				0x10 Interrupt Vector 0
				0x11 Interrupt Vector 1
				0x2D Interrupt Vector 29
				0x2E-0x3F Reserved
11	RETBASE	RO	0	Return to Base
				Value Description
				0 There are preempted active exceptions to execute.
				1 There are no active exceptions, or the currently executing exception is the only active exception.
				This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the Interrupt Program Status (IPSR) register is non-zero).
10:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	VECACT	RO	0x00	Interrupt Pending Vector Number
0.0				This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the IPSR register.
				Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 53).

Register 20: Vector Table Offset (VTABLE), offset 0xD08

Note: This register can only be accessed from privileged mode.

The **VTABLE** register indicates the offset of the vector table base address from memory address 0x0000.0000.

Vector Table Offset (VTABLE)

Base 0xE000.E000 Offset 0xD08 Type R/W, reset 0x0000.0000

21	,																		
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	rese	rved	BASE		r 1	1	1 1		1	OFFSET		1		1	I				
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			1	OFF	SET	I				1		rese	rved		1				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	Description										
	31:30		reserved RO 0x0 Software s compatibili preserved						patibility	/ with futu	ure prod	ucts, the	value of	a reserv	•				
	29		BAS	F	R/	w	0	Vec	tor Table	Base									
	20		2,10	-	10		Ū	100		Ducc									
								Val	ue Dese	cription									
								0	The	vector ta	ble is in	the code	memor	y region.					
								1	The	vector ta	ble is in	the SRA	M memo	ory regio	n.				
	28:8		OFFS	ET	R/	W	0x000.00												
								When configuring the OFFSET field, the offset must be aligned number of exception entries in the vector table. Because there interrupts, the offset must be aligned on a 256-byte boundary.											
	7:0		reserv	ved	R	0	0x00	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv	•				

Register 21: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the **Interrupt Priority (PRIx)** registers into separate group priority and subpriority fields. Table 3-8 on page 111 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

Note: Determining preemption of an exception uses only the group priority field.

PRIGROUP Bit Field	Binary Point ^a	Group Priority Field		Group Priorities	Subpriorities
0x0 - 0x4	bxxx.	[7:5]	None	8	1
0x5	bxx.y	[7:6]	[5]	4	2
0x6	bx.yy	[7]	[6:5]	2	4
0x7	b.yyy	None	[7:5]	1	8

Table 3-8. Interrupt Priority Levels

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

Application Interrupt and Reset Control (APINT)

Base 0xE000.E000 Offset 0xD0C

Type R/W, reset 0xFA05.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								VEC	ſKEY					1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	0	1	0	0	0	0	0	0	1	0	1
	45		10	10		10	0	0	7	0	-		•	2		0
	15	14	13	12	11	10	9	8		6	5	4	3	2	1	0
	ENDIANESS	1	rese	rved		l	PRIGROUP				reserved			SYSRESREQ	VECTCLRACT	VECTRESET
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	VECTKEY	R/W	0xFA05	Register Key This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess The Stellaris implementation uses only little-endian mode so this is cleared to 0.
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping This field determines the split of group priority from subpriority (see Table 3-8 on page 111 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				 Resets the core and all on-chip peripherals except the Debug interface.
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.

Register 22: System Control (SYSCTRL), offset 0xD10

Note: This register can only be accessed from privileged mode.

The **SYSCTRL** register controls features of entry to and exit from low-power state.

Sys	tem Cor	ntrol (S	SYSCTR	L)												
Offse	0xE000.E t 0xD10 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1			1	1 1	rese	erved	1	1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					I	reserve			1			SEVONPEND	reserved	SLEEPDEEP	SLEEPEXIT	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	RO 0
E	Bit/Field		Nam	e	Tv	ре	Reset	Des	cription							
 31:5 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 4 SEVONPEND R/W 0 Wake Up on Pending 																
4 SEVONPEND R/W 0 Wake Up on Pending																
								Val	ue Desc	ription						
								0	-			ots or eve e exclude		wake up	the pro	cessor;
								1		oled ever wake up		all interruj cessor.	ots, inclu	ding disa	abled int	errupts,
								wak	es up th	e proces	sor from	enters the NWFE. If t d and affe	he proce	essor is r	not waitir	
									e process ernal eve		wakes u	p on exec	cution of	a sev ir	nstructio	n or an
	3		reserv	ved	R	0	0	con	npatibility	with fut	ure prod	the value lucts, the dify-write	value of	a reserv	•	
	2		SLEEPE	DEEP	R/	W	0	Dee	ep Sleep	Enable						
								Val	ue Desc	ription						
								0	Use	Sleep m	ode as t	he low po	ower mo	de.		
								1	Use	Deep-sle	eep moo	le as the	low pow	er mode		

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				0 When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				1 When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 23: Configuration and Control (CFGCTRL), offset 0xD14

Note: This register can only be accessed from privileged mode.

Configuration and Control (CFGCTRL)

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 105).

Base Offse	0xE000.E t 0xD14 R/W, rese	000	0.0000	(CFGC	irl)														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			1				1 1	rese	rved			1		1	1	•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	•		rese	erved			STKALIGN	BFHFNMIGN		reserved		DIV0	UNALIGNED	reserved	MAINPEND	BASETHR			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0			
В	it/Field		Nam	ne	Тур	e	Reset	Des	cription										
:	31:10		reserv	ved	RC	D	0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	9		STKAL	IGN	R/V	N	0	Stac	k Alignr	nent on E	xceptio	n Entry							
									Value Description 0 The stack is 4-byte aligned.										
								1		stack is 8	5	0							
								indic	ate the	n entry, th stack alig o restore	nment.	On retu	rn from tl	ne excep					
	8		BFHFNI	MIGN	R/V	N	0	Igno	re Bus I	ault in N	MI and	Fault							
								caus	ed by lo	oles hand oad and s lt, NMI, a	tore ins	tructions	s. The se	tting of t	his bit ap				
								Valu	le Desc	cription									
								0	Data lock-	bus fault up.	s cause	ed by loa	ad and st	ore instr	uctions c	ause a			
								1		ndlers running at priority -1 and -2 ignore data bus faults sed by load and store instructions.									
								men	nory. Th	nly when e normal etect cont	use of t	his bit is	to probe	system	-				
	7:5		reserv	ved	RC)	0x0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	e value of	a reserv	•				

Bit/Field	Name	Туре	Reset	Description
4	DIV0	R/W	0	Trap on Divide by 0 This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0.
				Value Description 0 Do not trap on divide by 0. A divide by zero returns a quotient
				of 0.
				1 Trap on divide by 0.
3	UNALIGNED	R/W	0	Trap on Unaligned Access
				Value Description
				0 Do not trap on unaligned halfword and word accesses.
				1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of whether UNALIGNED is set.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger
				Value Description
				0 Disables unprivileged software access to the SWTRIG register.
				1 Enables unprivileged software access to the SWTRIG register (see page 105).
0	BASETHR	R/W	0	Thread State Control
				Value Description
				0 The processor can enter Thread mode only when no exception is active.
				1 The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 76 for more information).

Register 24: System Handler Priority 1 (SYSPRI1), offset 0xD18

Note: This register can only be accessed from privileged mode.

The **SYSPRI1** register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible.

System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18 Type R/W, reset 0x0000.0000

, i -	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ			I	rese	rved	1	1 1			USAGE	1			reserved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[î	BUS	I			reserved	1 1			MEM	Î			reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	/pe	Reset	Des	scription							
	31:24		reser	ved	R	0	0x00	con	npatibility	with fut	ure prod		value of	erved bit f a reserv on.		
	23:21		USA	GE	R	/W	0x0	Usa	ige Fault	Priority						
									rity value					sage fauli r values h		
	20:16		reser	ved	R	20	0x0	con	npatibility	with fut	ure prod		value of	erved bit f a reserv on.		
	15:13		BU	s	R	/W	0x0	Bus	Fault Pi	iority						
								This field configures the priority level of the bus fault. Configurable values are in the range 0-7, with lower values having higher pri								
	12:8		reserved			0	0x0	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
	7:5		MEM			/W	0x0	Memory Management Fault Priority								
								Cor		e priority	values a	•		emory ma)-7, with l	-	
	4:0		reserved RO			0x0	Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.									

Register 25: System Handler Priority 2 (SYSPRI2), offset 0xD1C

Note: This register can only be accessed from privileged mode.

The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

System Handler Priority 2 (SYSPRI2)

Base 0xE000.E000 Offset 0xD1C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		SVC	1				1 1		,	reserved		· · · · ·			1	
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		 			rese	rved						1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:29		SVC	2	R/	W	0x0	SVC	Call Prior	ity						
										-		ity level o vith lowe				-
	28:0		reserv	ved	R	0 0	0000.0000	com	patibility	with futu	ire prod	he value ucts, the dify-write	value of	a reserv	•	

Register 26: System Handler Priority 3 (SYSPRI3), offset 0xD20

Note: This register can only be accessed from privileged mode.

The SYSPRI3 register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

System Handler Priority 3 (SYSPRI3)

Base 0xE000.E000 Offset 0xD20 Type R/W, reset 0x0000.0000

71	,																	
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		TICK				reserved			PENDSV			reserved						
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1		· 1	rese	rved	1				DEBUG								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	it/Field		Nam	ne	Ту	ре	Reset	Description										
	31:29 TICK R/W								SysTick Exception Priority									
This fie										nfigures	the prior	itv level	of the S	vsTick ex	ception.			
Configurable priority values are in th													,	•				
									-	er priority			0					
	28:24		reserv	/ed	R	0	0x0							erved bit				
									. ,		•	,		a reserv	ed bit sh	ould be		
								pres	served a	cross a re	ead-mod	any-write	operatio	on.				
	23:21		PEND	SV	R/	W	0x0	Pen	dSV Prid	ority								
								This	s field co	ield configures the priority level of PendSV. Configurable priority								
										0	•			having h	•			
											-			•	•			
	20:8		reserv	/ed	R	0	0x000							erved bit				
									• •		•			a reserv	ed bit sh	iould be		
								pres	served a	cross a re	eau-mo(any-write	operation	JII.				
	7:5		DEBL	JG	R/	R/W 0x0 Debug Priority												
								This	s field co	nfigures	the prior	ity level	of Debu	g. Config	urable p	riority		
														having h				
	4:0		reserv	(od		0	0x0.0000	Soft	wara ch	ould not :	oly on t	ho valuo	of a rea	onvod bit	To prov	<i>iido</i>		
	4.0		reserv	/eu	ĸ	0	0.0000		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be									
								preserved across a read-modify-write operation.										
	pick																	

Register 27: System Handler Control and State (SYSHNDCTRL), offset 0xD24

Note: This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.

If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000 Offset 0xD24

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1	т т т			reserved		1	I	т т		1	USAGE	BUS	MEM			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	SVC	BUSP	MEMP	USAGEP	TICK	PNDSV	reserved	MON	SVCA		reserved		USGA	reserved	BUSA	MEMA			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	RO	RO	RO	R/W	RO	R/W	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
E	Bit/Field Name Type Reset								Description										
	31:19		reser	ved	R	0	0x000	Soft	ware sh	ould not	rely on th	e value	of a res	erved hit		vide			
	01.10		10001	vou		°	0,000				ure produ								
											read-mod								
								p. 00					oporau						
	18		USA	GE	R/	W	0	Usage Fault Enable											
								Valu	ue Desc	ription									
								0	Disal	bles the	usage fa	ult exce	ption.						
								1	Fnah	les the i	usage fau	ilt excer	otion						
									Enac		abage lat								
	17 BUS			S	R/	W	0	Bus Fault Enable											
						\ /~!·													
								vali	ue Desc	•									
								0	Disal	bles the	bus fault	excepti	on.						
							1	Enat	les the l	bus fault	exceptio	on.							

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				 Value Description Disables the memory management fault exception. Enables the memory management fault exception.
15	SVC	R/W	0	SVC Call Pending
				Value Description 0 An SVC call exception is not pending.
				0 An SVC call exception is not pending.1 An SVC call exception is pending.
				This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending
				Value Description
				0 A bus fault exception is not pending.
				1 A bus fault exception is pending.
				This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	Memory Management Fault Pending
				Value Description
				0 A memory management fault exception is not pending.
				1 A memory management fault exception is pending.
				This bit can be modified to change the pending status of the memory management fault exception.
12	USAGEP	R/W	0	Usage Fault Pending
				Value Description
				0 A usage fault exception is not pending.
				1 A usage fault exception is pending.
				This bit can be modified to change the pending status of the usage fault exception.
11	TICK	R/W	0	SysTick Exception Active
				Value Description
				0 A SysTick exception is not active.
				1 A SysTick exception is active.
				This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				 Value Description Memory management fault is not active. Memory management fault is active. This bit can be modified to change the active status of the memory
				management fault exception, however, see the Caution above before setting this bit.

Register 28: Configurable Fault Status (FAULTSTAT), offset 0xD28

Note: This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

FAULTSTAT is byte accessible. FAULTSTAT or its subregisters can be accessed as follows:


- The complete FAULTSTAT register, with a word access to offset 0xD28
- The MFAULTSTAT, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The UFAULTSTAT, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

In a fault handler, the true faulting address can be determined by:

- Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in MFAULTSTAT, or the BFARV bit in BFAULTSTAT to determine if the MMADDR or FAULTADDR contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.



Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				0 No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the PC value stacked for the exception return points to the instruction that performed the divide by zero.
				Trapping on divide-by-zero is enabled by setting the DIV0 bit in the Configuration and Control (CFGCTRL) register (see page 115).
				This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				0 No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit.
				Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 115).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to load an invalid PC value.
				1 The processor has attempted an illegal load of EXC_RETURN to the PC as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the PC value stacked for the exception return points to the instruction that tried to perform the illegal load of the PC .
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				0 A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the EPSR register.
				When this bit is set, the PC value stacked for the exception return points to the instruction that attempted the illegal use of the Execution Program Status Register (EPSR) register.
				This bit is not set if an undefined instruction uses the EPSR register.
				This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the PC value stacked for the exception return points to the undefined instruction.
				An undefined instruction is an instruction that the processor cannot decode.
				This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				0 The value in the Bus Fault Address (FAULTADDR) register is not a valid fault address.
				1 The FAULTADDR register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later.
				If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose FAULTADDR register value has been overwritten.
				This bit is cleared by writing a 1 to it.
14:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	BSTKE	R/W1C	0	Stack Bus Fault
				Value Description
				0 No bus fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more bus faults.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
11	BUSTKE	R/W1C	0	Unstack Bus Fault
				Value Description
				0 No bus fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more bus faults.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
10	IMPRE	R/W1C	0	Imprecise Data Bus Error
				Value Description
				0 An imprecise data bus error has not occurred.
				1 A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is out.
				bits is set. This bit is cleared by writing a 1 to it.
				This bit is cleared by whiting a T to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error
				Value Description
				0 A precise data bus error has not occurred.
				1 A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.
				When this bit is set, the fault address is written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description
				0 An instruction bus error has not occurred.
				1 An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				0 The value in the Memory Management Fault Address (MMADDR) register is not a valid fault address.
				1 The MMADDR register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose MMADDR register value has been overwritten.
				This bit is cleared by writing a 1 to it.
6:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	MSTKE	R/W1C	0	Stack Access Violation
				Value Description
				0 No memory management fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more access violations.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
3	MUSTKE	R/W1C	0	Unstack Access Violation
				Value Description
				0 No memory management fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more access violations.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DERR	R/W1C	0	Data Access Violation
				Value Description
				0 A data access violation has not occurred.
				1 The processor attempted a load or store at a location that does not permit the operation.
				When this bit is set, the PC value stacked for the exception return points to the faulting instruction and the address of the attempted access is written to the MMADDR register.
				This bit is cleared by writing a 1 to it.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				0 An instruction access violation has not occurred.
				1 The processor attempted an instruction fetch from a location that does not permit execution.
				This fault occurs on any access to an XN region, even when the MPU is disabled or not present.
				When this bit is set, the PC value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.

Register 29: Hard Fault Status (HFAULTSTAT), offset 0xD2C

Note: This register can only be accessed from privileged mode.

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

Bits are cleared by writing a 1 to them.

Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000

Offset 0xD2C Type R/W1C, reset 0x0000.0000

туре			00.0000					~ ~					40	10		10		
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	DBG	FORCED							rese									
Type Reset	R/W1C 0	R/W1C 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1 I	10				rese		· · ·		1			_	VECT	reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	0 .4			~			•	Debug Event										
	31		DBO	j	R/W	/1C	0	Debug Event							- 0			
								This bit is reserved for Debug use. This bit must be written as otherwise behavior is unpredictable.								a U,		
	30		FORC	ED	R/W	/1C	0	Ford	rced Hard Fault									
								Val	ue Desc	ription								
								0	No fo	rced ha	rd fault h	as occui	rred.					
								1	A for	ced hard	l fault ha	s been g	enerated	d by esc	alation o	f a fault		
												ity that ca it is disa		handled	l, either b	ecause		
									en this bi us registe					st read t	he other	fault		
									s bit is cle									
						~	0.00			-	-		,					
	29:2		reserv	vea	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	1		VEC	т	R/W	/1C	0		tor Table									
								Val	ue Desc	rintion								
								0		•	nas occu	rred on a	a vector	table rea	ad.			
								1				on a vect						
								This	s error is	always ł	nandled	by the ha	ard fault	handler.				
									en this bit ne instruc	-				•		n points		
									s bit is cle		•	•	npted by the exception. to it.					
	0		reser	ved	R	0	0	com	tware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv				

Register 30: Memory Management Fault Address (MMADDR), offset 0xD34

Note: This register can only be accessed from privileged mode.

Memory Management Fault Address (MMADDR)

The **MMADDR** register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the **MMADDR** register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the **Memory Management Fault Status (MFAULTSTAT)** register indicate the cause of the fault and whether the value in the **MMADDR** register is valid (see page 124).


of the location that generated the memory management fault.

Base 0xE000.E000 Offset 0xD34 Type R/W, reset -31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 ADDR Туре R/W Reset 15 14 13 12 10 9 8 6 3 2 11 7 5 4 1 0 ADDR R/W R/W R/W R/W Туре R/W Reset **Bit/Field** Description Name Type Reset 31:0 ADDR R/W Fault Address When the MMARV bit of MFAULTSTAT is set, this field holds the address

Register 31: Bus Fault Address (FAULTADDR), offset 0xD38

Note: This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 124).



3.6 Memory Protection Unit (MPU) Register Descriptions

This section lists and describes the Memory Protection Unit (MPU) registers, in numerical order by address offset.

The MPU registers can only be accessed from privileged mode.

Register 32: MPU Type (MPUTYPE), offset 0xD90

Note: This register can only be accessed from privileged mode.

The **MPUTYPE** register indicates whether the MPU is present, and if so, how many regions it supports.

Base Offse	J Type 0xE000. tt 0xD90 RO, rese	E000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	rese	rved	T	1 1					IREG	GION	1		
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	U	0	0	0	U	0	0	0	U	U	U	U	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		DREG								reserved				SEPARATE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Field Name Type Reset Des							Ū	0	Ū	Ū	Ū	0	Ū			
L			Indi		тy	þe	Reset	Description								
	31:24		reserved			0	0x00	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.								
	23:16		IREGION			0	0x00	Number of I Regions								
								This		ays con	tains 0x	oer of sup (00. The I 1 field.				
	15:8		DREG	ION	R	0	0x08	Nun	nber of D	Region	s					
								Val	ue Desc	ription						
								0x0	8 Indic	ates the	re are ei	ight supp	orted MI	PU data ı	regions	
7:1 reserved F				0	0x00	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.										
	0		SEPAF	RATE	R	0	0	Sep	arate or	Unified I	MPU					
								Val	ue Desc	ription						

0 Indicates the MPU is unified.

Register 33: MPU Control (MPUCTRL), offset 0xD94

Note: This register can only be accessed from privileged mode.

The **MPUCTRL** register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and **Fault Mask Register (FAULTMASK)** escalated handlers.

When the ENABLE and PRIVDEFEN bits are both set:

- For privileged accesses, the default memory map is as described in "Memory Model" on page 61. Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

Execute Never (XN) and Strongly Ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFEN bit is set. If the PRIVDEFEN bit is set and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is clear, the system uses the default memory map, which has the same memory attributes as if the MPU is not implemented (see Table 2-5 on page 63 for more information). The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFEN is set.

Unless HFNMIENA is set, the MPU is not enabled when the processor is executing the handler for an exception with priority -1 or -2. These priorities are only possible when handling a hard fault or NMI exception or when **FAULTMASK** is enabled. Setting the HFNMIENA bit enables the MPU when operating with these two priorities.

MPU Control (MPUCTRL)

Offse	0xE000.l t 0xD94 R/W, res	E000 et 0x0000).0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	l	1 1	rese	rved		1	1	1	ì	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1	reserved		1 I			1	1	PRIVDEFEN	HFNMIENA	ENABLE
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	PRIVDEFEN	R/W	0	MPU Default Region
				This bit enables privileged software access to the default memory map.
				Value Description
				0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.
				1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
				When this bit is set, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map.
				If the MPU is disabled, the processor ignores this bit.
1	HFNMIENA	R/W	0	MPU Enabled During Faults
				This bit controls the operation of the MPU during hard fault, NMI, and FAULTMASK handlers.
				Value Description
				0 The MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value of the ENABLE bit.
				1 The MPU is enabled during hard fault, NMI, and FAULTMASK handlers.
				When the MPU is disabled and this bit is set, the resulting behavior is unpredictable.
0	ENABLE	R/W	0	MPU Enable
				Value Description
				0 The MPU is disabled.
				1 The MPU is enabled.
				When the MPU is disabled and the HFNMIENA bit is set, the resulting behavior is unpredictable.

Register 34: MPU Region Number (MPUNUMBER), offset 0xD98

Note: This register can only be accessed from privileged mode.

The **MPUNUMBER** register selects which memory region is referenced by the **MPU Region Base Address (MPUBASE)** and **MPU Region Attribute and Size (MPUATTR)** registers. Normally, the required region number should be written to this register before accessing the **MPUBASE** or the **MPUATTR** register. However, the region number can be changed by writing to the **MPUBASE** register with the VALID bit set (see page 137). This write updates the value of the REGION field.

MPU Region Number (MPUNUMBER)

Base 0xE000.E000

Offset 0xD98 Type R/W, reset 0x0000 0000

туре	R/W, res	et uxuuuu	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1		,		1 1	rese	erved		1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r	1	1	,		reserved		, , ,		1				NUMBER	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3 reserved RO 0x0000)x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	2:0		NUME	BER	R/	W	0x0	MP	U Region	to Acce	ess					
									s field ind UATTR re			0				

Register 35: MPU Region Base Address (MPUBASE), offset 0xD9C Register 36: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4 Register 37: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC Register 38: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4

Note: This register can only be accessed from privileged mode.


The **MPUBASE** register defines the base address of the MPU region selected by the **MPU Region Number (MPUNUMBER)** register and can update the value of the **MPUNUMBER** register. To change the current region number and update the **MPUNUMBER** register, write the **MPUBASE** register with the VALID bit set.

The ADDR field is bits 31:*N* of the **MPUBASE** register. Bits (*N*-1):5 are reserved. The region size, as specified by the SIZE field in the **MPU Region Attribute and Size (MPUATTR)** register, defines the value of *N* where:

 $N = Log_2$ (Region size in bytes)

If the region size is configured to 4 GB in the **MPUATTR** register, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x0000.0000.

The base address is aligned to the size of the region. For example, a 64-KB region must be aligned on a multiple of 64 KB, for example, at 0x0001.0000 or 0x0002.0000.



MPU Region Base Address (MPUBASE)

Bit/Field	Name	Туре	Reset	Description
4	VALID	WO	0	Region Number Valid
				Value Description
				0 The MPUNUMBER register is not changed and the processor updates the base address for the region specified in the MPUNUMBER register and ignores the value of the REGION field.
				1 The MPUNUMBER register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field.
				This bit is always read as 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	REGION	R/W	0x0	Region Number
				On a write, contains the value to be written to the MPUNUMBER register. On a read, returns the current region number in the MPUNUMBER register.

Register 39: MPU Region Attribute and Size (MPUATTR), offset 0xDA0 Register 40: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8 Register 41: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0 Register 42: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8

Note: This register can only be accessed from privileged mode.

The **MPUATTR** register defines the region size and memory attributes of the MPU region specified by the **MPU Region Number (MPUNUMBER)** register and enables that region and any subregions.

The **MPUATTR** register is accessible using word or halfword accesses with the most-significant halfword holding the region attributes and the least-significant halfword holds the region size and the region and subregion enable bits.

The MPU access permission attribute bits, XN, AP, TEX, S, C, and B, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The SIZE field defines the size of the MPU memory region specified by the **MPUNUMBER** register as follows:

(Region size in bytes) = 2^(SIZE+1)

The smallest permitted region size is 32 bytes, corresponding to a SIZE value of 4. Table 3-9 on page 139 gives example SIZE values with the corresponding region size and value of N in the **MPU Region Base Address (MPUBASE)** register.

SIZE Encoding	Region Size	Value of N ^a	Note
00100b (0x4)	32 B	5	Minimum permitted size
01001b (0x9)	1 KB	10	-
10011b (0x13)	1 MB	20	-
11101b (0x1D)	1 GB	30	-
11111b (0x1F)	4 GB	No valid ADDR field in MPUBASE ; the region occupies the complete memory map.	Maximum possible size

Table 3-9. Example SIZE Field Values

a. Refers to the N parameter in the MPUBASE register (see page 137).

MPU Region Attribute and Size (MPUATTR)

Base 0xE000.E000 Offset 0xDA0 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		XN	reserved		AP	Ι	reser	rved		TEX		S	с	В
Туре	RO	RO	RO	R/W	RO	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		і I		SI	I I RD I			1	resei	rved		1	SIZE		1	ENABLE
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	XN	R/W	0	Instruction Access Disable
				Value Description
				0 Instruction fetches are enabled.
				1 Instruction fetches are disabled.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:24	AP	R/W	0	Access Privilege
				For information on using this bit field, see Table 3-5 on page 91.
23:22	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21:19	TEX	R/W	0x0	Type Extension Mask
				For information on using this bit field, see Table 3-3 on page 90.
18	S	R/W	0	Shareable For information on using this bit, see Table 3-3 on page 90.
17	С	R/W	0	Cacheable
				For information on using this bit, see Table 3-3 on page 90.
16	В	R/W	0	Bufferable
				For information on using this bit, see Table 3-3 on page 90.
15:8	SRD	R/W	0x00	Subregion Disable Bits
				Value Description
				0 The corresponding subregion is enabled.
				1 The corresponding subregion is disabled.
				Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, configure the SRD field as 0x00. See the section called "Subregions" on page 89 for more information.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:1	SIZE	R/W	0x0	Region Size Mask
				The SIZE field defines the size of the MPU memory region specified by the MPUNUMBER register. Refer to Table 3-9 on page 139 for more information.

Bit/Field	Name	Туре	Reset	Description
0	ENABLE	R/W	0	Region Enable
				Value Description
				0 The region is disabled.
				1 The region is enabled.

4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris[®] JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Debug Interface V5 Architecture Specification* for more information on the ARM JTAG controller.

4.1 Block Diagram




Figure 4-1. JTAG Module Block Diagram

4.2 Signal Description

Table 4-1 on page 143 lists the external signals of the JTAG/SWD controller and describes the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 246) is set to choose the JTAG/SWD function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
SWCLK	40	I	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.

Table 4-1. JTAG_SWD_SWO Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 143. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-3 on page 148 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 504 for JTAG timing diagrams.

4.3.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST,TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 4-2 on page 144. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 4-2. JTAG Port Pins Reset State

4.3.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

4.3.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between

components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

4.3.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 146.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

4.3.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

4.3.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.


By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2 on page 146. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR)

or the assertion of $\overline{\text{TRST}}$. Asserting the correct sequence on the $\overline{\text{TMS}}$ pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 148.

4.3.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be

considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

4.3.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or \overline{RST} , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply $\overline{\text{RST}}$ or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

4.3.4.3 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM® Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low

probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

4.4 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) should be reverted to their default settings.

4.5 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 4-3 on page 148. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that \texttt{TDI} is always connected to \texttt{TDO} .

Table 4-3. JTAG Instruction Register Commands

4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEXT instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 151 for more information.

4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 151 for more information.

4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 151 for more information.

4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 151 for more information.

4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 150 for more information.

4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 151 for more information.

4.5.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3 on page 150. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA0.0477. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 4-3. IDCODE Register Format



4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4 on page 151. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.


Figure 4-4. BYPASS Register Format

4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5 on page 151. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 4-5. Boundary Scan Register Format



4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

5 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

5.1 Signal Description

Table 5-1 on page 152 lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for and functions as a GPIO after reset. under commit protection and require a special process to be configured as any alternate function or to subsequently return to the GPIO function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 246) should be set to choose the NMI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227. The remaining signals (with the word "fixed" in the Pin Assignment column) have a fixed pin assignment and function.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	5	I	TTL	System reset input.

Table 5-1. System Control & Clocks Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

5.2 Functional Description

The System Control module provides the following capabilities:

- Device identification (see "Device Identification" on page 152)
- Local control, such as reset (see "Reset Control" on page 152), power (see "Power Control" on page 157) and clock control (see "Clock Control" on page 157)
- System control (Run, Sleep, and Deep-Sleep modes); see "System Control" on page 160

5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

5.2.2.1 Reset Sources

The controller has six sources of reset:

1. External reset input pin (\overline{RST}) assertion; see "External \overline{RST} Pin" on page 154.

- 2. Power-on reset (POR); see "Power-On Reset (POR)" on page 153.
- 3. Internal brown-out (BOR) detector; see "Brown-Out Reset (BOR)" on page 155.
- 4. Software-initiated reset (with the software reset registers); see "Software Reset" on page 156.
- 5. A watchdog timer reset condition violation; see "Watchdog Timer Reset" on page 156.
- 6. Internal low drop-out (LDO) regulator output.

Table 5-2 provides a summary of results of the various reset operations.

Table 5-2. Reset Sources

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
Power-On Reset	Yes	Yes	Yes
RST	Yes	Pin Config Only	Yes
Brown-Out Reset	Yes	No	Yes
Software System Request Reset ^a	Yes	No	Yes
Software Peripheral Reset	No	No	Yes ^b
Watchdog Reset	Yes	No	Yes
LDO Reset	Yes	No	Yes

a. By using the SYSRESREQ bit in the ARM Cortex-M3 **Application Interrupt and Reset Control (APINT)** register b. Programmable on a module-by-module basis using the Software Reset Control Registers.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Note: The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

5.2.2.2 Power-On Reset (POR)

Note: The power-on reset also resets the JTAG controller. An external reset does not.

The internal Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value (V_{TH}). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the microcontroller must reach 3.0 V within 10 msec of V_{DD} crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the RST input may be used as discussed in "External RST Pin" on page 154.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 18-6 on page 507.

5.2.2.3 External RST Pin

Note: It is recommended that the trace for the RST signal must be kept as short as possible. Be sure to place any components connected to the RST signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the \overline{RST} input must be connected to the power supply (V_{DD}) through an optional pull-up resistor (0 to 100K Ω) as shown in Figure 5-1 on page 154.

Figure 5-1. Basic RST Configuration




 R_{PU} = 0 to 100 k Ω

The external reset pin (\overline{RST}) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 142). The external reset sequence is as follows:

- 1. The external reset pin (\overline{RST}) is asserted for the duration specified by T_{MIN} and then de-asserted (see "Reset" on page 506).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the \overline{RST} input may be connected to an RC network as shown in Figure 5-2 on page 154.

Figure 5-2. External Circuitry to Extend Power-On Reset




 R_{PU} = 1 k Ω to 100 k Ω

 $C_1 = 1 \text{ nF to } 10 \mu \text{F}$

If the application requires the use of an external reset switch, Figure 5-3 on page 155 shows the proper circuitry to use.





Typical R_{PU} = 10 kΩ

Typical R_S = 470 Ω

C₁ = 10 nF

The R_{PU} and C_1 components define the power-on delay.

The external reset timing is shown in Figure 18-5 on page 507.

5.2.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage (V_{DD}) and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When V_{DD} drops below V_{BTH} , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- **5.** The internal BOR condition is reset after 500 μ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 18-7 on page 507.

5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 160). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-8 on page 508.

5.2.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- **3.** The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 18-9 on page 508.

5.2.2.7 Low Drop-Out (LDO)

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 18-10 on page 508.

5.2.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. For power reduction, the LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

5.2.4 Clock Control

System control determines the control of clocks in this part.

5.2.4.1 Fundamental Clock Sources

There are multiple clock sources for use in the device:

- Internal Oscillator (IOSC). The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 172).

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz \pm 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive). Table 5-3 on page 157 shows how the various clock sources can be used in a system.

Clock Source	Drive PLL?		Used as SysC	Cik?
Internal Oscillator (12 MHz)	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1
Internal Oscillator divide by 4 (3 MHz)	Yes	BYPASS = 0, OSCSRC = 0x2	Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = 0, OSCSRC = 0x0	Yes	BYPASS = 1, OSCSRC = 0x0

Table 5-3. Clock Source Options

5.2.4.2 Clock Configuration

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register. This register controls the following clock functionality:

• Source of clocks in sleep and deep-sleep modes

- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors
- Crystal input selection

Figure 5-4 on page 158 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal is a automatically divided down to 16.67 MHz for proper ADC operation. The PWM clock signal is a synchronous divide of the system clock to provide the PWM circuit with more range (set with PWMDIV in **RCC**).

Note: When the ADC module is in operation, the system clock must be at least 16.667 MHz.




Figure 5-4. Main Clock Tree

In the **RCC** register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). Table 5-4 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-3 on page 157.

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter ^a
0x0	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1 ^b
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	reserved	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	reserved	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	reserved	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	reserved	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	reserved	Clock source frequency/7	SYSCTL_SYSDIV_7

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter ^a
0x7	/8	reserved	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	reserved	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

Table 5-4. Possible System Clock Frequencies Using the SYSDIV Field (continued)

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

b. SYSCTL_SYSDIV_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

5.2.4.3 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 172) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

5.2.4.4 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the main PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 176). The internal translation provides a translation within ± 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 172) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

5.2.4.5 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC register fields (see page 172).

5.2.4.6 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 18-7 on page 504). During the relock time, the affected PLL is not usable as a clock reference.

PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC** register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

5.2.4.7 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

5.2.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are three levels of operation for the device defined as:

- Run Mode. In Run mode, the controller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code.

Sleep mode is entered by the Cortex-M3 core executing a WFI(Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 79 for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 79 for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Caution – If the Cortex-M3 Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power-cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

5.3 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.

- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Note: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

5.4 Register Map

Table 5-5 on page 162 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 5-5. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	164
0x004	DID1	RO	-	Device Identification 1	180
0x008	DC0	RO 0x0007.0007		Device Capabilities 0	182
0x010	DC1	RO	0x0011.91BF	Device Capabilities 1	183
0x014	DC2	RO	0x0303.0011	Device Capabilities 2	185
0x018	DC3	RO	0x8507.0FC3	Device Capabilities 3	186
0x01C	DC4	RO	0x0000.001F	Device Capabilities 4	188
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	166
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	167
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	206
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	207
0x048	SRCR2	R/W	0x0000000	Software Reset Control 2	208
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	168
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	169
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	170
0x05C	RESC	R/W	-	Reset Cause	171
0x060	RCC	R/W	0x078E.3AC0	Run-Mode Clock Configuration	172
0x064	PLLCFG	RO	-	XTAL to PLL Translation	176
0x100	RCGC0	R/W	0x0000040	Run Mode Clock Gating Control Register 0	189
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	195
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	201

Offset	Name	Туре	Reset	Description	See page
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	191
0x114	SCGC1	R/W	0x0000000	Sleep Mode Clock Gating Control Register 1	197
0x118	SCGC2	R/W	0x0000000	Sleep Mode Clock Gating Control Register 2	202
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	193
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	199
0x128	DCGC2	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 2	204
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	177
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	178
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	179

Table 5-5. System Control Register Map (continued)

5.5 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

	e 0x400F.E et 0x000	000	on 0 (DII	50)												
уре	RO, reset	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		VER				1 1				rved		1	1	1	1
уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					JOR I								NOR			
ype eset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
E	Bit/Field	ield Name		ie	Ту	ре	Reset	t Description								
	31		reserv	/ed	RO 0 Software should not rely on th compatibility with future produ preserved across a read-mod		ucts, the	value of	a reserv	•						
	30:28	0:28 VER		२	R	0	0x0	DID	0 Versio	n						
	00.20				This field defines the DID0 re						register format version. The version numbe ne VER field is encoded as follows:					
								Valu	ue Desc	ription						
								Valu 0x0	Initia	I DID0 re	egister fo lass devi		finition fc	or Stellar	is®	
	27:16		reserv	ved	R	0	0x0	0x0 Soft	Initia Sanc ware sho	I DID0 re Istorm-c puld not with fut	lass devi rely on ti ure produ	ices. he value ucts, the	finition fo of a res value of operatio	erved bit	t. To prov	
	27:16		reserv		R		0x0 -	0x0 Soft com pres	Initia Sanc ware sho	buld not with fut	lass devi rely on ti ure produ	ices. he value ucts, the	of a res	erved bit	t. To prov	
							0x0 -	0x0 Soft com pres Majo This revis num	Initia Sanc ware sho patibility served ac or Revisi field spo sion refle uber is in	buld not with fut cross a r on ecifies th cts chan dicated i	rely on th ure produ ead-mod ne major ges to ba n the pa	ices. he value ucts, the dify-write revision ase layer rt numbe	of a res	erved bit a reserv on. of the de lesign. The tter (A fo	t. To prov ved bit sl evice. Th he major or first rev	nould k ne maj
							0x0 -	0x0 Soft com pres Majo This revis num for s	Initia Sanc ware sho patibility served ac or Revisi field spo sion refle ber is in second, a	buld not with fut cross a r on ecifies th cts chan dicated i and so o	rely on th ure produ ead-mod ne major ges to ba n the pa	ices. he value ucts, the dify-write revision ase layer rt numbe	of a reso value of operation number s of the d er as a le	erved bit a reserv on. of the de lesign. The tter (A fo	t. To prov ved bit sl evice. Th he major or first rev	nould k ne maj
							0x0 -	0x0 Soft com pres Majo This revis num for s	Initia Sanc ware sho patibility served ac or Revisi field sp sion refle aber is in second, a ue Desc	DID0 re lstorm-c build not with futu cross a r on ecifies th cts chan dicated i and so o	rely on th ure produ ead-mod ne major ges to ba n the pa	ices. he value ucts, the dify-write revision ase layer rt numbe field is e	of a reso value of operation number s of the d er as a le	erved bit a reserv on. of the de lesign. The tter (A fo	t. To prov ved bit sl evice. Th he major or first rev	nould k ne maj revisio
							0x0 -	0x0 Soft com pres Majo This revis num for s	Initia Sanc ware sho patibility served ac or Revisi field spo sion refle iber is in second, a ue Desc Revisi	DID0 re lstorm-c build not with fut cross a r on ecifies th cts chan dicated i and so o rription sion A (ii	rely on the rely on the read-mode read-read-read-read-read- read-read-read-read- read-read-read-read- read-read-read- read-read-read-read- read-read-read- read-read-read-read- read-read-read-read- read-read-read-read- read-read-read- read-read-read-read- read-read-read-read-read- read-read-read-read-read-read-read- read-read-read-read-read-read-read-read-	ices. he value ucts, the dify-write revision ase layer rt numbe field is e rice)	of a res value of operation number s of the d er as a le ncoded a	erved bit a reserv on. of the de lesign. The tter (A fo	t. To prov ved bit sl evice. Th he major or first rev	nould l ne maj revisi
							0x0 -	0x0 Soft com pres Majo This revis num for s Valu 0x0	Initia Sanc ware sho patibility erved ac or Revisi field spo sion refle ber is in second, a ue Desc Revis Revis	DIDO re lstorm-c build not with futu cross a r on ecifies th cts chan dicated in and so o ription sion A (in sion B (f	rely on til rely on til ead-moo ne major ges to ba n the pai n). This f nitial dev irst base	ices. he value ucts, the dify-write revision ase layer rt numbe field is e rice) layer re	of a res value of operation number s of the d er as a le ncoded a	erved bil a reserv on. of the de lesign. Ti tter (A fo as follow	t. To prov ved bit sl evice. Th he major or first rev	nould ne ma

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL)
--

Base 0x400F.E000 Offset 0x030 Type R/W, reset 0x0000.7FFD

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ı	1	1		r	<u>г г</u>	rese	erved	1	r			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1	BOR	TIM			1		I		BORIOR	BORWT
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0	Sof	ware sho	ould not	relv on t	he value	of a rese	erved bi	t. To prov	vide
	01.10		10001	, ou		0	UNU								ved bit sh	
								pres	served a	cross a r	ead-mod	dify-write	operatio	on.		
					-											
	15:2		BOR	IIM	R/	VV	0x1FFF		R Time D	,						
									•						ks delaye	d before
									BOR out	•	•					
															500 µs ar	
										•	,		12 MHz	2 ± 30%	. At +30%	b, the
								cou	nter valu	e nas to	exceed	7,800.				
	1		BORI	OR	R/	W	0	BOI	R Interru	ot or Res	set					
								This	s bit cont	rols how	a BOR	event is s	signaled	to the c	ontroller.	lf set, a
								rese	et is signa	aled. Oth	nerwise,	an interr	upt is sig	naled.		
	0		BOR	wт	R/	W	1	BOI	R Wait ar	nd Checl	k for Noi	se				
								This	s bit spec	ifies the	response	e to a bro	wn-out s	ignal as	sertion if	BORIOR
								is n	ot set.					-		
								lf Bo	orwt i s s	et to 1 a	nd BORI	OR is cle	ared to	0, the co	ontroller v	waits
										•		•		•	t. If still a	
										•			jer asse	rted, the	e initial as	sertion
									uppresse	•		,				
														e the ou	tput and	any
								con	dition is r	reported	immedia	ately if er	abled.			

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

Base Offse	0x400F.E t 0x034		DI (LDO)	PCTL)												
ı	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	erved	•	•			•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		rese	rved				1		1	VA	'nDJ	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reser	ved	R	0	0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv		
	5:0		VAD)J	R/	W	0x0	LDC	Output	Voltage						
										ts the on Id are pr			age. The	progran	nming va	lues for
								Val	ue	V _{OUT} (V))					
								0x0	00	2.50						
								0x0)1	2.45						
								0x0)2	2.40						
								0x0)3	2.35						
								0x0)4	2.30						
								0x0)5	2.25						
								0x0	06-0x3F	Reserve	d					
								0x1	В	2.75						
								0x1	С	2.70						
								0x1		2.65						
								0x1		2.60						
								0x1	F	2.55						

Raw Interrupt Status (RIS)

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Offse	0x400F.E t 0x050 RO, rese		.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•			l	· ·			rese	rved			l				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•				reserved					PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	it/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:7		reserv	/ed	R	C	0	com	patibility	ould not i / with futu cross a re	ire produ	ucts, the	value of	a reserv	•	
	6		PLLLF	RIS	R	С	0			aw Interro et when tl			imer ass	erts.		
	5		CLR	IS	R	С	0			it Raw Inf et if the Ll			t asserts			
	4		IOFR	lS	R	C	0			cillator Fa et if an int				tected.		
	3		MOFF	RIS	R	C	0			ator Fault et if a mai		•		ed.		
	2		LDOF	RIS	R	С	0			Unregula et if a LD0				i		
	1		BORF	RIS	R	C	0	This a bro from bit ir	bit is th own-out the bro	Reset Ra e raw into conditior wn-out de register	errupt stantist	atus for ently acti circuit. A	any brov ve. This n interrup	is an uni ot is repo	registere rted if the	d signal BORIM
	0		PLLF	ิสเร	R	C	0			aw Interr et if a PLL	•		d (stops	oscillatin	g).	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Offset	0x400F.E 0x054 R/W, res	E000 et 0x0000	0.0000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•				rese	erved	•	•			•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		I	1	reserved		1 1		1	PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:7		reser	ved	R	0	0	com	patibility	ould not y with futu cross a r	ure prod	ucts, the	e value of	a reserv		
	6		PLLL	IM	R/	W	0	This inte	s bit spec rrupt. If s	iterrupt M cifies whe set, an in an interru	ther a Pl terrupt is	s genera	ted if PL	•		
	5		CLI	Μ	R/	W	0	This con	s bit spe troller in	it Interrup cifies whe terrupt. If an interru	ether a c [:] set, an	interrup	t is gener			
	4		IOFI	М	R/	W	0	This to a	bit spec	cillator Fa cifies whe er interru an interru	ther an ii pt. If set,	nternal o an inter	scillator f rupt is ge			
	3		MOF	IM	R/	W	0	Mai	n Oscilla	ator Fault	Interrup	ot Mask				
								to a	controll	cifies whe er interru an interru	pt. If set,	an inter	rupt is ge			
	2		LDO	IM	R/	W	0	LDC) Power	Unregula	ated Inte	errupt Ma	ask			
								pror	noted to	cifies when a contro set; other	ller inter	rupt. If s	set, an int	errupt is	generat	
	1		BOR	IM	R/	W	0	Brov	wn-Out	Reset Int	errupt M	ask				
								con	troller in	cifies whe terrupt. If an interru	set, an	interrup	t is gener			
	0		PLLF	IM	R/	W	0	PLL	. Fault Ir	nterrupt N	lask					
								inte	rrupt. If :	cifies whe set, an in is not ge	terrupt is	s genera		•		

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 168).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			I	1	· ·		т т	rese	rved	1 1		ſ	1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	reserved					PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	RO 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:7		reserv	ved	R	С	0	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv		
	6		PLLLI	MIS	R/W	/1C	0	This	bit is se	asked Int t when the 1 to this I	e PLL T _R		er assert	s. The in	terrupt is	cleared
	5		CLM	IIS	R/W	/1C	0	This	bit is se	it Masked et if the Ll 1 to this l	DO's CL			. The inte	errupt is	cleared
	4		IOFM	1IS	R/W	/1C	0	This	bit is se	illator Fa et if an int vriting a 1	ernal os	cillator f	•		The inter	rupt is
	3		MOF	MIS	R/W	/1C	0	This	bit is se	tor Fault t if a mair 1 to this I	oscillate	•		d. The int	terrupt is	cleared
	2		LDON	MIS	R/W	/1C	0	This	bit is se	Unregula et if LDO o this bit.			•		pt is clea	ared by
	1		BORM	MIS	R/W	/1C	0	This set, BOR	bit is th a brown IM bit in	d Interrup e masked -out cond the IMC r eared. Th	d interru dition wa register i	pt status is detect s set and	ted. An ir	nterrupt i LIOR bit i	s reporte n the PB	ed if the ORCTL
	0		reserv	ved	R	C	0	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv		

Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

Base Offse	0x400F.E t 0x05C R/W, rese	2000	,													
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					I				rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]			1		1	rved	, , ,	0	· · · ·		LDO	sw	WDT	BOR	POR	EXT
Г уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com		with futu	ire produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	5		LDO	٦ ٦	R/	W/	_	וחנ) Reset							
	Ū		LDV	5	10			Whe				circuit h	as lost re	egulatior	n and has	6
	4		SM	1	R/	W	-	Soft	ware Re	set						
								Whe	en set, in	dicates a	a softwa	re reset	is the ca	use of th	ne reset e	event.
	3		WD	т	R/	<u>\</u> ٨/	_	\W/at	chdog Ti	mer Res	ot					
	Ū		110		10				-			log reset	t is the c	ause of f	the reset	event.
	•			-								0				
	2		BOI	ĸ	R/	VV	-		wn-Out F		brown	out rese	t is tha c	sause of	the reset	event
								VVIIC	511 301, 111	uicates a		outrese		ause or		event.
	1		PO	R	R/	W	-		/er-On R							
								Whe	en set, in	dicates a	a power-	on reset	is the ca	ause of t	he reset	event.
	0		EX	Г	R/	W	-	Whe	ernal Res en set, in reset eve	dicates a	an exteri	nal reset	(RST as	sertion)	is the ca	use of

Reset Cause (RESC)

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x078E.3AC0

Type	10,00,103		5400													
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			erved		ACG			SDIV	1	USESYSDIV	reserved	USEPWMDIV		PWMDIV		reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	OEN	BYPASS	PLLVER		. хт	AL	•	OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Type Reset	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:28		reserv	ved	R	0	0x0	com	patibility	ould not with futu cross a re	ure produ	ucts, the	value of	a reserv		
	27		ACC	3	R/	W	0	Auto	Clock (Gating						
								Gati Gati Dee are cont Con mod The mod	ing Con ing Con p-Sleep used to troller is htrol (RC le. RCGCn le. allows p	trol (SCC trol (SCC trol (DCC mode (recontrol th in a slee (GCn) register periphera ode and	GCn) reg GCn) reg espective ne clocks p mode. gisters a s are alv als to cor	gisters an gisters if ely). If set distribu Otherwi re used v vays use nsume le	nd Deep the cont t, the SC ted to th se, the F when the ed to con	-Sleep-I croller en GCn or E e periphe Run-Mod controlle trol the c	Mode Cli ters a Sl DCGCn r erals whe le Clock er enters	ock eep or registers en the Gating a sleep Run
	26:23		SYSE	٧IV	R/	W	0xF	Syst	tem Cloo	k Diviso	r					
								the bit in	PLL outp	ich diviso out or the gister is c	oscillato	or source	e (depen	ding on I	now the	BYPASS
								The	PLL VC	O freque	ency is 2	00 MHz.				
										v value i used, th						
									e PLL is SYSDIV	not bein	g used, t	he sysi	DIV valu	e can be	less tha	in
	22		USESY	SDIV	R/	W	0	Ena	ble Syst	em Clocl	k Divider					
								syst	•	em clock divider				•		
								in th	e RCC2	C2 bit in register d in this r	is used a					

Bit/Field	Name	Туре	Reset	Description
21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	USEPWMDIV	R/W	0	Enable PWM Clock Divisor
				Use the PWM clock divider as the source for the PWM clock.
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock.
				Value Divisor
				0x0 /2
				0x1 /4
				0x2 /8
				0x3 /16
				0x4 /32
				0x5 /64
				0x6 /64
				0x7 /64 (default)
16:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 5-6 on page 175 for PLL mode control.
12	OEN	R/W	1	PLL Output Enable
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.
				Note: Both PWRDN and OEN must be cleared to run the PLL.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
				See Table 5-4 on page 158 for programming guidelines.
				Note: The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.
10	PLLVER	R/W	0	PLL Verification
				This bit controls the PLL verification timer function. If set, the verification timer is enabled and an interrupt is generated if the PLL becomes inoperative. Otherwise, the verification timer is not enabled.

Bit/Field	Name	Туре	Reset	Description	
9:6	XTAL	R/W	0xB	Crystal Value This field specifies the crystal value attached to the main oscil encoding for this field is provided below.	llator. The
				Value Crystal Frequency (MHz) Not Crystal Frequency (MH Using the PLL the PLL	Hz) Using
				0x0 1.000 reserved	
				0x1 1.8432 reserved	
				0x2 2.000 reserved	
				0x3 2.4576 reserved	
				0x4 3.579545 MHz	
				0x5 3.6864 MHz	
				0x6 4 MHz	
				0x7 4.096 MHz	
				0x8 4.9152 MHz	
				0x9 5 MHz	
				0xA 5.12 MHz	
				0xB 6 MHz (reset value)	
				0xC 6.144 MHz	
				0xD 7.3728 MHz	
				0xE 8 MHz	
				0xF 8.192 MHz	
5:4	OSCSRC	R/W	0x0	Oscillator Source	
				Selects the input source for the OSC. The values are:	
				Value Input Source	
				0x0 MOSC	
				Main oscillator (default)	
				0x1 IOSC	
				Internal oscillator	
				0x2 IOSC/4	
				Internal oscillator / 4 (this is necessary if used as input	it to PLL)
				0x3 reserved	
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer	
				This bit controls the internal oscillator verification timer function the verification timer is enabled and an interrupt is generated if becomes inoperative. Otherwise, the verification timer is not	f the timer
2	MOSCVER	R/W	0	Main Oscillator Verification Timer	
				This bit controls the main oscillator verification timer function. verification timer is enabled and an interrupt is generated if th becomes inoperative. Otherwise, the verification timer is not ended and t	ne timer

Bit/Field	Name	Туре	Reset	Description
1	IOSCDIS	R/W	0	Internal Oscillator Disable 0: Internal oscillator (IOSC) is enabled. 1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable 0: Main oscillator is enabled (default).

1: Main oscillator is disabled .

Table 5-6. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 172).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		i	1				т т	rese	rved		1	1	1			1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0	D			· ·		F							R		'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Bit/Field Name Type Reset Description																		
E	Bit/Field		Nam	ie	Ту	be	Reset	Des										
31:16			reserv	reserved RO			0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	15:14 OD						-	PLL	OD Valu	ie								
								This	field spe	ecifies th	ne value	supplied	to the P	LL's OD	input.			
								Valı	ue Desc	rintion								
								0x0		e by 1								
								0x1		e by 2								
								0x1		•								
										Divide by 4 Reserved								
								0x3	Rese	rvea								
			F		_	_												
13:5					R	0	-	- PLL F Value										
This field specifies the value supplied to the										to the P	LL's F in	put.						
	4:0		R		R	С	-	PLL	R Value									
This field specifies the value supplied to the PLL's I											LL's R ir	iput.						

Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	t 0x144 R/W, res	et 0x0780	0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	reserved												1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved										1		ſ	I	IOSC		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO 0	RO	RO	RO	RO	R/W	
	Reset 0 0 0 0 Bit/Field Name			o Tyj	o De	0 Reset	0 0 0 0 0 0 0 0 Description										
31:1 reserved			ved	R	C	0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
0 IOSC			С	R/W		0	Whe	IOSC Clock Source When set, forces IOSC to be clock DSOSCSRC field if set)				ource during Deep-Sleep (overrides					
														U			

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000 Offset 0x144 Type R/W, reset 0x0780.0000

Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

Offse	0x400F.E t 0x150 R/W, rese		0.0000		-											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved													1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												1	VERCLR		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	R/W
	Reset 0 0 Bit/Field		o o o Name		o o Type		0 Reset	0 Des	0 0 0 Description			0	0	0	0	0
31:1			reserv	RO 0		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
0		VERCLR			R/W		0		Clock Verification Clear Clears clock verification faults.							

Clock Verification Clear (CLKVCLR)

Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Offset	0x400P.E t 0x160 R/W, rese	et 0x0000	0.0000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		reserved													•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reber				-	-	-			-	-		-			-		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved												LDOARST				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field N			Nan	Jame Type		be	Reset	Des	cription								
	31:1		reserved		R	RO 0		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	0	LDOARST			R/W		0	LDO Reset When set, allows unregulated LDO output to reset the part.									

Allow Unregulated LDO to Reset the Part (LDOARST)

Base 0x400F.E000

Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Base Offse	ice Iden 0x400F.E tt 0x004 RO, reset	000	on 1 (Dll	D1)															
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	•	V	'ER			F	AM					PAR	TNO						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			•	rese	rved		•			TEMP		Pł	Ġ	ROHS QUAL					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO 1	RO -	RO -			
E	Bit/Field Name				Ту	ре	Reset	Description											
	31:28		VEF	ર	R	0	0x0	DID1 Version											
								This field defines the DID1 register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved):											
		Value Description																	
								0x0 Initial DID1 register format definition, indicating a Stellaris LM3Snnn device.											
	27:24		FAN	Л	R	0	0x0	Fam	Family										
								This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved):											
								Value Description											
								0x0 Stellaris family of microcontollers, that is, all devices with external part numbers starting with LM3S.											
	23:16	PARTNO			RO 0x11			Part Number											
									•					ice within Igs are re		,			
								Val	ue Desc	ription									
								0x11 LM3S301											
15:8 reserved RO 0 Software should not rely on the value of a re compatibility with future products, the value preserved across a read-modify-write opera								value of	of a reserved bit should be										

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	-	 Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 Commercial temperature range (0°C to 70°C) 0x1 Industrial temperature range (-40°C to 85°C) 0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 28-pin SOIC package 0x1 48-pin LQFP package 0x3 48-pin QFN package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description 0x0 Engineering Sample (unqualified) 0x1 Pilot Production (unqualified)

0x2 Fully Qualified

Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Base Offse	vice Cap 0x400F.E et 0x008 RO, rese	E000	s 0 (DC .0007	0)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1		1	г	SRA	MSZ	I	1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
Reset																
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 1	0
								FLAS	SHSZ							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		SRAN	ISZ	R	0	0x0007	-	AM Size cates the	e size of	the on-c	hip SRA	M memo	ory.		
								Val	ue De	scription						
								0x0	007 2 K	B of SR	AM					
	15:0		FLASI	HSZ	R	0	0x0007	Flas	sh Size							
								Indi	cates the	e size of	the on-c	hip flash	memory	Ι.		
								Val	ue De	scription						
								0x0	0007 16	KB of Fl	ash					

Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1			reserved						PWM	10	reserved		ADO
	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
et	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	MINS		-		erved	MAXAD		MPU	reserved	TEMPSNS	PLL	WDT	SWO	SWD	JTA
ee l et	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RC 1
Bit/F	-ield		Nam	ne	Ту	ре	Reset	Des	cription							
31	:21		reserv	ved	R	0	0	com	patibility	with fut	•	icts, the	value of	erved bit. f a reserv on.	•	
2	20		PW	М	R	0	1		M Modul		nt that the F	2\/\/\/ mc	dulo is i	present		
								VVII	511 361, 11	uicates				present.		
19	:17		reserv	ved	R	RO 0 Software should not rely o compatibility with future p preserved across a read-		ure produ	icts, the	value of	f a reserv	•				
1	6		AD	С	R	0	1	ADO	Module Present							
								Whe	en set, ir	dicates	that the A	DC mo	dule is p	resent.		
15	:12		MINSY	SDIV	R	0	0x9	Sys	tem Cloo	k Divide	er					
								hard	dware-de	ependen		e RCC re	egister f	The rese or how to		
								Val	ue Desc	ription						
								0x9	Spec	ifies a 2	0-MHz cl	ock with	a PLL o	divider of	10.	
11:	:10		reserv	ved	R	0	0	con	patibility	with fut		icts, the	value of	erved bit. f a reserv on.	•	
9	:8		MAXAD	CSPD	R	0	0x1		ADC S		um rate a	t which	the ADC	c samples	s data.	
								\/al	ue Desc	rintion						
								vdi		inpuon						

Device Capabilities 1 (DC1)

Bit/Field	Name	Туре	Reset	Description
7	MPU	RO	1	MPU Present When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the "Cortex-M3 Peripherals" chapter in the Stellaris Data Sheet for details on the MPU.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	TEMPSNS	RO	1	Temp Sensor Present When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present When set, indicates that the JTAG debugger interface is present.

Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Base Offse	0x400F.E t 0x014 RO, reset	000		2)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	I		rese	rved	· ·	l	COMP1	COMP0		l	rese	erved		•	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	•		•	•		reserved		•			•	SSI0		reserved		UART0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:26		reserved		R	0	0	com	patibility	with fut	ure prod		value o	served bit f a reserv on.			
	25		COMP1		R	0	1		Analog Comparator 1 Present When set, indicates that analog cor				nparator 1 is present.				
	24		COMP0		R	0	1		Analog Comparator 0 Present When set, indicates that analog com				arator () is prese	nt.		
	23:18		reserv	ved	R	0	0	com	Software should not rely on the valu compatibility with future products, the preserved across a read-modify-writ				e value of a reserved bit should be				
	17		TIME	R1	R	0	1		Timer 1 Present When set, indicates that General-Purpose Timer module 1 is present.								
	16		TIME	R0	R	0	1		er 0 Pres en set, ir		that Gen	eral-Pur	oose Tir	mer modu	ıle 0 is p	resent.	
	15:5		reserv	ved	R	0	0	com	patibility	with fut	ure prod		value o	served bit f a reserv on.			
	4		SSI	0	R	0	1		0 Preser en set, ir		that SSI	module () is pres	sent.			
	3:1		reserv	ved	R	0	0	com	patibility	with fut	ure prod		value o	served bit f a reserv on.			
	0		UAR	Т0	R	0	1		RT0 Pres en set, ir		that UAF	RT modul	e 0 is p	resent.			

Device Capabilities 2 (DC2)

Device Capabilities 3 (DC3)

Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Base Offse	0x400F.E t 0x018 RO, reset	000		5)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	32KHZ		rese	rved		CCP2	reserved	CCP0		1	reserved		1	ADC2	ADC1	ADC0		
Type Reset	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	r	rese	rved	1	C10	C1PLUS	C1MINUS	C00	COPLUS	COMINUS		rese	erved	1	PWM1	PWM0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription									
	31		32KI	ΗZ	R	0	1	Wh		dicates t	vailable the 32KH -KHz inpu			ı CCP pi	n is pres	ent and		
	30:27		reserved RO		0	0	con	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	26		CCF	CCP2		0	1		CCP2 Pin Present When set, indicates that Capture/Com				npare/P\	are/PWM pin 2 is present.				
	25		reser	ved	R	0	0	con	npatibility	with futu	rely on th ure produ ead-mod	cts, the	value of	a reserv				
	24		CCF	P0	R	0	1		P0 Pin Pi		that Capt		nnara/D\	MA nin () io prog	nt		
	23:19		reser	ved	R	0	0	Sof con	tware sho patibility	ould not	rely on th ure produ ead-mod	e value	of a res	erved bit a reserv	t. To prov	vide		
	18		ADC	2	R	0	1		C2 Pin Pi en set, in		that ADC	pin 2 is	present					
	17		ADC	21	R	0	1		C1 Pin Pi en set, in		that ADC	pin 1 is	present					
	16		ADC	0	R	0	1		C0 Pin Pi en set, in		that ADC	pin 0 is	present					
	15:12		reser	ved	R	0	0	con	npatibility	with futu	rely on th ure produ ead-mod	cts, the	value of	a reserv				

Bit/Field	Name	Туре	Reset	Description
11	C10	RO	1	C1o Pin Present When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	C1+ Pin Present When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present.
5:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PWM1	RO	1	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.

Device Capabilities 4 (DC4)

Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Base Offse	0x400F. t 0x01C		.001F	')												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			r r	rese	rved	I	1	1	1	1	ı	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-	•	-		reserved						GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field 31:5	l Name Typ reserved R(Reset 0	Soft corr	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.									
	4		GPIC	DE	R	0	1		O Port E en set, in		-	IO Port E	is prese	ent.		
	3		GPIC	DC	R	0	1		O Port D en set, in		-	IO Port D) is prese	ent.		
	2		GPIC	C	R	0	1		O Port C en set, in		-	IO Port C	is prese	ent.		
	1		GPIC	OB	R	0	1		O Port B en set, in		-	IO Port B	is prese	ent.		
	0		GPIC	AC	R	0	1		O Port A en set, in		-	IO Port A	is prese	ent.		

July 14, 2014

Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	t 0x100 R/W, rese 31	et 0x000 30	00040 29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1	l.	1			reserved	1	l		l	1	PWM		reserved		ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			MAXAE	DCSPD		rese	erved	1	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
:	31:21		reserv	ved	R	0	0	com	patibility	with fut	ure prod		value of	erved bit a reserv on.	•	
	20	PWM R/W 0 PWM Clock Gating Control														
								rece disa	eives a c	ock and	function	is. Other	wise, the	module. e unit is u ite to the	nclocke	d and
	19:17		reserv	ved	R	0	0	com	patibility	with fut	ure prod		value of	erved bit f a reserv on.		
	16		ADO	C	R/	W	0	ADC	C0 Clock	Gating	Control					
								rece disa	eives a c	ock and	function	s. Other	wise, the	module e unit is u ite to the	nclocke	d and
	15:10		reserv	ved	R	0	0	com	patibility	with fut	ure prod		value of	erved bit a reserv on.		

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
9:8	MAXADCSPD	R/W	0	ADC Sample Speed This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows:
				Value Description
				0x1 250K samples/second
				0x0 125K samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			reserved					1	PWM		reserved		ADC
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ï		rese	rved			MAXAD	CSPD		rese	rved	l I	WDT		reserved	1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Name Type		Reset	Des	cription									
:	31:21		reserv	ved	RO 0		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
	20		PWI	М	R/	W	0	0 PWM Clock Gating Control								
										outing .						
								rece disa	bit cont vives a cl	rols the lock and	clock ga functior	ting for th is. Othen ked, a rea	wise, the	e unit is ι	inclocke	d and
	19:17		reserv	ved	R	0	0	rece disa a bu Soft com	bit conti vives a cl bled. If the s fault. ware sho patibility	rols the o lock and he unit is ould not with fut	clock ga functior s uncloc rely on t ure prod	s. Other	wise, the ad or wri of a rese value of	e unit is u ite to the erved bit	unclocke unit ger	d and herates vide
	19:17 16		reserv		R R/		0	rece disa a bu Soft com pres	bit conti vives a cl bled. If the s fault. ware sho patibility	rols the o lock and he unit is ould not with fut cross a r	clock ga function s uncloc rely on t ure prod ead-mod	hs. Othen ked, a rea he value ucts, the	wise, the ad or wri of a rese value of	e unit is u ite to the erved bit	unclocke unit ger	d and herates /ide
								rece disa a bu Soft com pres ADC This rece disa	bit contri- vives a cl bled. If ti s fault. ware sho patibility served ac C0 Clock bit contri- vives a cl	ould not with fut cross a r Gating rols the c ock and	clock ga functior s unclock rely on t ure prod ead-mon Control clock gat functior	hs. Othen ked, a rea he value ucts, the	wise, the ad or wri of a reso value of operatic AR ADC wise, the	e unit is u ite to the erved bit a reserv on. module e unit is u	. To prov ved bit sh 0. If set, inclocke	d and herates vide hould be the un d and

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
9:8	MAXADCSPD	R/W	0	ADC Sample Speed This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows:
				Value Description
				0x1 250K samples/second
				0x0 125K samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x120 R/W, rese		00040	Junig C		log.ord		,								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ			1	1		reserved	т т				1	PWM		reserved		ADC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	1		rese	erved		1 I		1	1	WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:21 reserved RO 0 Software s compatibili preserved							patibility	with futu	ure prod	ucts, the	value of	a reserv			
	20		PW	М	R/	W	0	PW	M Clock	Gating C	Control					
								rece disa	bit contr eives a cl bled. If thus fault.	ock and	function	is. Other	wise, the	e unit is u	inclocke	d and
	19:17		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	16		AD	С	R/	W	0	ADO	C0 Clock	Gating	Control					
								This bit controls the clock gating for SAR ADC module 0. If set receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, a read or write to the unit ge a bus fault.							inclocke	d and
	15:4		reserv	ved	R	RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Bit/Field	Name	Туре	Reset	Description
3	WDT	R/W	0	WDT Clock Gating Control This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	t 0x104 R/W, rese 31	et 0x000 30	00000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
[î		rese	rved	1	1	COMP1	COMP0		1	rese	rved		1	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		I	1		reserved	1	1	1	•	1	SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	8it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:26		reser	ved	R	0	0	com	patibility	with fut	ure prod		value of	erved bit f a reserv on.		
	25	COMP1 R/W 0 Analog Comparator 1 Clock Gating This bit controls the clock gating for analog receives a clock and functions. Otherwise disabled. If the unit is unclocked, reads or a bus fault.							wise, the	e unit is u	inclocke	d and				
	24		COM	P0	R	W	0	Ana	log Com	parator	0 Clock	Gating				
								rece disa	eives a c	lock and	function	s. Other	wise, the	mparator e unit is u es to the u	inclocke	d and
23:18 reserved RO 0							0	com	patibility	with fut	ure prod		value of	erved bit f a reserv on.		
	17 TIMER1 R/W						0	Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer mod If set, the unit receives a clock and functions. Otherwise, the unit unclocked and disabled. If the unit is unclocked, reads or writes t unit will generate a bus fault.						nit is		

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate

a bus fault.

Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	ľ		rese	rved			COMP1	COMP0		1	rese	erved		1	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			reserved	1				•	SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nam	ne	Ty	be	Reset	Des	cription							
;	31:26		reserv	ved	R	С	0	com	patibility	with fut	ure prod		value o	served bit f a reserv on.		
	25		СОМ	P1	R/	W	0	Anal	og Com	parator	1 Clock	Gating				
								rece disa	ives a c	ock and	functior	s. Other	wise, th	mparator e unit is u es to the u	inclocke	d and
	24		COM	P0	R/	W	0	Anal	og Com	parator	Clock	Gating				
								rece disa	ives a c	ock and	function	s. Other	wise, th	mparator e unit is u es to the u	inclocke	d and
:	23:18		reserv	ved	R	С	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
	17		TIME	R1	R/	W	0	Time	er 1 Cloo	k Gating	g Contro	I				
								lf se uncl	t, the un	it receivend disab	es a cloo led. If th	k and fu	nctions.	Purpose Otherwis ed, reads	se, the u	nit is

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate

a bus fault.

Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x124 R/W, rese		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		rese	rved	1	Î	COMP1	COMP0		1	rese	rved		Ì	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	I		1	I	1 1	reserved	I	1	1 1	1	1	SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/Field Name Typ							Reset	Des	cription							
31:26 reserved RO 0 Software shi compatibility preserved at 25 COMP1 R/W 0 Analog Com								with fut	ure prod	ucts, the	value o	f a reserv				
	25		СОМ	P1	R	R/W 0 Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, reads or writes to the unit will a bus fault.								inclocke	d and	
	24		СОМ	P0	R	W	0	This rece disa	s bit contr eives a c	lock and	clock gat function	ing for an s. Other	wise, th	mparator e unit is u es to the u	inclocke	d and
23:18 reserved RO 0 Software should not rely on the value of compatibility with future products, the value of preserved across a read-modify-write of the value o								value o	f a reserv							
17 TIMER1 R/W 0 Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Tim If set, the unit receives a clock and functions. Otherwise, unclocked and disabled. If the unit is unclocked, reads or unit will generate a bus fault.								se, the u	nit is							

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate

a bus fault.

Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x108 R/W, rese		00000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ	r		1	1	1	1	1 I	rese	erved	1	1	1			1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ſ	10	14	1	12	1	reserved		0	,			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Т уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:5		reser	ved	R	0	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv				
	4		GPIC	DE	R	w	0	Por	t E Clock	Gating	Control							
								This bit controls the clock gating for Port E. If set, the unit recein clock and functions. Otherwise, the unit is unclocked and disate the unit is unclocked, reads or writes to the unit will generate a b										
	3		GPIC	DD	R	W	0	Por	t D Clock	Gating	Control							
								cloc	k and fu	nctions.	Otherwis	ting for P se, the u r writes to	nit is und	locked a	and disat	oled. If		
	2		GPIC	C	R	W	0	Por	t C Clock	Gating	Control							
							This bit controls the clock gating for Port C. If set, the unit rece clock and functions. Otherwise, the unit is unclocked and disal the unit is unclocked, reads or writes to the unit will generate a b									oled. If		
	1		GPIC	DВ	R	W	0	Por	t B Clock	Gating	Control							
								cloc	k and fu	nctions.	Otherwis	ting for P se, the u r writes to	nit is und	locked a	and disat	oled. If		
	0		GPIC	DA	R	W	0	Por	t A Clock	Gating	Control							
								Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.										

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000

Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x118 R/W, rese		00000		U	,	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			•	•			• •	rese	rved		•	•			•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
						reserved						GPIOE	GPIOD	GPIOC	GPIOB	GPIOA			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
Neset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription										
31:5 reserved RO 0							0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv					
	4		GPIC	DE	R/	W	0	Port	E Clock	Gating	Control								
								cloc	k and fur	nctions.	Otherwis	ting for P se, the u r writes to	nit is unc	locked a	nd disat	oled. If			
	3		GPIC	DD	R/	W	0	Port	D Clock	Gating	Control								
								cloc	k and fui	nctions.	Otherwis	ting for P se, the u r writes to	nit is unc	locked a	and disat	oled. If			
	2		GPIC	C	R/	W	0	Port	C Clock	Gating	Control								
								clock and functions. Otherwise						gating for Port C. If set, the unit receives a rwise, the unit is unclocked and disabled. If ds or writes to the unit will generate a bus fault.					
	1		GPIC	ОВ	R/	W	0	Port	B Clock	Gating	Control								
								This cloc	bit conti k and fur	rols the onctions.	clock ga Otherwis	ting for P se, the u r writes to	nit is unc	locked a	nd disat	oled. If			

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x128 R/W, rese	E000 et 0x0000	00000	Juling C		logiote		,										
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			•	•			• •	rese	erved						•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reber																		
Г	15	14	13 I	12	11	10	9	8	7	6	5	4 GPIOE	3 GPIOD	2 GPIOC	1 GPIOB	0 GPIOA		
Туре	RO	RO	RO	RO	RO	reserved RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:5		GPIOE		RO		0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control							
	clock a						This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.											
	3		GPIC	DD	R/	W	0	Por	t D Clock	Gating	Control							
								cloc	k and fur	nctions.	Otherwi	ting for P se, the u r writes to	nit is unc	locked a	nd disat	oled. If		
	2		GPIC	C	R/	W	0	Por	t C Clock	Gating	Control							
clock and function						t controls the clock gating for Port C. If set, the unit receives a ind functions. Otherwise, the unit is unclocked and disabled. If t is unclocked, reads or writes to the unit will generate a bus fault.												
	1		GPIC	ОВ	R/	W	0	Por	t B Clock	Gating	Control							
This bit controls the clock gating for Port B. If set, the clock and functions. Otherwise, the unit is unclocked the unit is unclocked, reads or writes to the unit will ger									locked a	nd disat	oled. If							

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

71	,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
						reserved			· ·			PWM		reserved		ADC		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						rese	erved	l				1	WDT		reserved			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Name			ре	Reset	Description										
	31:21		reserv	ved	R	0	0	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.									
20 PWM					R/	W	0	PW/	PWM Reset Control									
	20 FWW				10		Ū		Reset control for PWM module.									
	19:17 reserved			ved	R	0	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	16		AD	0	R/	w	0	ADC0 Reset Control										
			,	~	10	••	Ũ		et contro			nodule 0						
								162		I IOI SAI	V ADU I		•					
15:4 reserved			ved	R	0	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	3 WDT I						0	WD.	WDT Reset Control									
	U		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•	R/	••	Ŭ		et contro		tchdog i	unit						
								162			ionuoy t							
	2:0		reserved R			0	0	com	Software should not rely on the value of a reserved the compatibility with future products, the value of a reserved across a read-modify-write operation.					f a reserv				

Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			rese	erved		1	COMP1	COMP0		1 1	rese	rved		1	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			Ì	1		reserved	1	1	r	1 1		SSI0		reserved	r	UART0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	
E	Bit/Field		Name			ре	Reset	Des	cription								
	31:26		reserved RO 0 Software should not rely on the valu compatibility with future products, the preserved across a read-modify-writ								ucts, the	value o	f a reserv				
	25		COM	IP1	R/	W	0		Analog Comp 1 Reset Control Reset control for analog comparator 1.								
	24		COM	IP0	R/	W	0		Analog Comp 0 Reset Control Reset control for analog comparator 0.								
23:18 reserved					R	0	0	com	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
	17		TIME	R1	R/	W	0		Timer 1 Reset Control Reset control for General-Purpose Timer module 1.								
	16		TIME	R0	R/	W	0		Timer 0 Reset Control Reset control for General-Purpose Timer module 0.								
	15:5		reser	ved	R	0	0	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•		
	4		SSI	0	R/	W	0		SSI0 Reset Control Reset control for SSI unit 0.								
	3:1		reser	ved	R	0	0	com	patibility		ure prod	ucts, the	value o	served bit f a reserv on.	•		
	0		UAR	Τ0	R/	W	0			et Contro ol for UAF).					

Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1			1 1	reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	1	ı .	reserved	1 1		1 I	I	1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field			Name Type			ре	Reset	Des	cription								
31:5			reserved		R	0	0	com	Software should not rely on the value of a reser compatibility with future products, the value of a preserved across a read-modify-write operation						•		
	4 (GPIC	DE	R/W		0		Port E Reset Control Reset control for GPIO Port E.								
	3		GPIC	D/	R/W 0			Port D Reset Control									
	5		GFIC		EV.				Reset control for GPIO Port D.								
								Res	et contro	or for GP	IO Port I	J.					
	2		GPIC	C	R/	W	0	Port	C Rese	t Contro	I						
												C					
								Reset control for GPIO Port C.									
	1		GPIC	DВ	R/W 0			Port	Port B Reset Control								
								Res	Reset control for GPIO Port B.								
	0		GPIC	DA	R/	R/W 0			Port A Reset Control								
									et contro	ol for GP	IO Port	۹.					


6 Internal Memory

The LM3S301 microcontroller comes with 2 KB of bit-banded SRAM and 16 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

6.1 Block Diagram

Figure 6-1 on page 209 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

Figure 6-1. Flash Block Diagram



6.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

6.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 65.

6.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 513 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

6.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

6.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 6-1 on page 210.

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.

Table 6-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register.

6.2.2.3 Execute-Only Protection

Execute-only protection prevents both modification and visibility to a protected flash block. This mode is intended to be used in situations where a device requires debug capability, yet portions of the application space must be protected from external access. An example of this is a company who wishes to sell Stellaris devices with their proprietary software pre-programmed, yet allow the end user to add custom code to an unprotected region of the flash (such as a motor control module with a customizable motor configuration section in flash).

Literal data introduces a complication to the protection mechanism. When C code is compiled and linked, literal data (constants, and so on) is typically placed in the text section, between functions, by the compiler. The literal data is accessed at run time through the use of the LDR instruction, which loads the data from memory using a PC-relative memory address. The execution of the LDR instruction generates a read transaction across the Cortex-M3's DCode bus, which is subject to the execute-only protection mechanism. If the accessed block is marked as execute only, the transaction is blocked, and the processor is prevented from loading the constant data and, therefore, inhibiting correct execution. Therefore, using execute-only protection requires that literal data be handled differently. There are three ways to address this:

- Use a compiler that allows literal data to be collected into a separate section that is put into one or more read-enabled flash blocks. Note that the LDR instruction may use a PC-relative address—in which case the literal pool cannot be located outside the span of the offset—or the software may reserve a register to point to the base address of the literal pool and the LDR offset is relative to the beginning of the pool.
- **2.** Use a compiler that generates literal data from arithmetic instruction immediate data and subsequent computation.
- **3.** Use method 1 or 2, but in assembly language, if the compiler does not support either method.

6.2.2.4 Read-Only Protection

Read-only protection prevents the contents of the flash block from being re-programmed, while still allowing the content to be read by processor or the debug interface. Note that if a **FMPREn** bit is cleared, all read accesses to the Flash memory block are disallowed, including any data accesses. Care must be taken not to store required data in a Flash memory block that has the associated **FMPREn** bit cleared.

The read-only mode does not prevent read access to the stored program, but it does provide protection against accidental (or malicious) erasure or programming. Read-only is especially useful for utilities like the boot loader when the debug interface is permanently disabled. In such combinations, the boot loader, which provides access control to the Flash memory, is protected from being erased or modified.

6.2.2.5 Permanently Disabling Debug

For extremely sensitive applications, the debug interface to the processor and peripherals can be permanently disabled, blocking all accesses to the device through the JTAG or SWD interfaces. With the debug interface disabled, it is still possible to perform standard IEEE instructions (such as boundary scan operations), but access to the processor and peripherals is blocked.

The two most-significant bits of the **FMPRE** register are the DBG bits, and control whether or not the debug interface is turned on or off. Since the DBG bits are part of the **FMPRE** register, the user loses the capability to mark the upper two flash blocks in a 64 KB flash device as execute-only.

The debug interface should not be permanently disabled without providing some mechanism—such as the boot loader—to provide customer-installable updates or bug fixes. Disabling the debug interface is permanent and cannot be reversed.

6.2.2.6 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 221) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 220).

Interrupts are always cleared (for both the FCMIS and FCRIS registers) by writing a 1 to the corresponding bit in the Flash Controller Masked Interrupt Status and Clear (FCMISC) register (see page 222).

6.2.2.7 Flash Memory Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. Access is disabled by clearing the DBG field of the **FMPRE** register.

If the DBG field in the **Flash Memory Protection Read Enable (FMPRE)** register is programmed to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent and irreversible after a commit sequence is performed.

In the initial state provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software has been loaded. This change does not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means the JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

When using the **FMPRE** bits to protect Flash memory from being read as data (to mark sets of 2-KB blocks of Flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into Flash memory

6.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

6.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 210, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 216) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 218) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 216) is written with a value of 0x900.

3. The Flash Memory Control (FMC) register (see page 218) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using DriverLib:

```
#include "hw types.h"
#include "hw flash.h"
void
permanently_disable_jtag_swd(void)
{
     11
     // Clear the DBG field of the FMPRE register. Note that the value
     // used in this instance does not affect the state of the BlockN
     // bits, but were the value different, all bits in the FMPRE are
     // affected by this function!
     11
     HWREG(FLASH FMPRE) &= 0x3ffffff;
     11
     // The following sequence activates the one-time
     // programming of the FMPRE register.
     11
     HWREG(FLASH FMA) = 0 \times 900;
     HWREG(FLASH FMC) = (FLASH FMC WRKEY | FLASH FMC COMT);
     11
     // Wait until the operation is complete.
     11
     while (HWREG(FLASH FMC) & FLASH FMC COMT)
     {
     }
}
```

6.3.2 Flash Programming

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

6.3.2.1 To program a 32-bit word

- 1. Write source data to the FMD register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

6.3.2.2 To perform an erase of a 1-KB page

1. Write the page address to the **FMA** register.

- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared.

6.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

6.4 Register Map

Table 6-2 on page 215 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** register offsets are relative to the Flash memory control base address of 0x400F.D000. The Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Offset	Name	Туре	Reset	Description	See page					
Flash Me	mory Control Registers (Flash Con	trol Offset)							
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	216					
0x004	4 FMD R/W 0x0000.0000 Flash Memory Data									
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	218					
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	220					
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	221					
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	222					
Flash Me	mory Protection Register	rs (System	n Control Offset)							
0x130	FMPRE	R/W	0x8000.00FF	Flash Memory Protection Read Enable	225					
0x134	FMPPE	R/W	0x0000.00FF	Flash Memory Protection Program Enable	226					
0x140	USECRL	R/W	0x13	USec Reload						

Table 6-2. Flash Register Map

6.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Offset	t 0x000 R/W, res	et 0x0000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	erved			1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	reserved OFFSET											1	1	1	1	
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	Name Type		Reset	Des	cription								
31:14			reserv	ved	RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
13:0		OFFS	ΒET	R/W		0x0		Address Offset Address offset in flash where operation is performed.								

Flash Memory Address (FMA) Base 0x400F.D000

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flas	h Mem	ory Dat	a (FMD)												
Offse	0x400F.E t 0x004 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1	і і	DA	TA					r	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I		1	I	і і	DA	TA					ſ	I	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:0		DAT	A	R/	W	0x0		a Value a value fo	or write o	operation	I.				

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 216). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 217) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Base Offse	0x400F.E t 0x008	•	ntrol (FN	/IC)												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I				, ı			WR	KEY		1	1				•
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•				· ·	res	erved				•	•	СОМТ	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:16		WRK	EY	W	0	0x0	Flas	sh Write	Key						
								of a field	ccidenta I for a wr	l flash wi ite to occ	rites. The cur. Write	e value (es to the	0xA442 i e FMC re	to minimiz must be v gister wit the value	vritten in hout this	to this
	15:4		reserv	ved	R	С	0x0	com		with futu	ure prod	ucts, the	value o	erved bit f a reserv on.	•	
	3		CON	1T	R/	W	0	Cor	nmit Reg	ister Val	ue					
									nmit (wri effect on		-		onvolatile	storage.	A write	of 0 has
								prev		nmit acc	ess is co	omplete,	a 0 is re	ss is prov eturned; o d.		
								This	s can tak	e up to 5	50 µs.					
	2		MERA	SE	R/	W	0	Mas	ss Erase	Flash M	emory					
									is bit is s e of 0 ha					device is	all eras	ed. A
								prev	vious ma	ss erase	access	is comp	lete, a 0	access is is returne ete, a 1 is	ed; othe	rwise, if
								This	s can tak	e up to 2	250 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

74-					-		c -									
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						-		rese	rved				I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser																
I	15	14	13	12	11 I	10	9	8	7	6	5	4	3	2	1	0
Tura	PO	D 0	D 0		L		rese				PO		L		PRIS	ARIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	vpe	Reset	Des	cription							
	24.0			امما	-		00	0-4		الأحصر أحادين		h.aa.la		نام امین	4 Ta	بامام
	31:2		reserv	vea	к	0	0x0								t. To prov ved bit sł	
												dify-write				
	1		PRI	s	R	0	0	Proc	grammin	n Raw Ir	nterrunt :	Status				
	1		110	0			0		•	0	•		na cvcles	which	are write	orerase
															page 21	
								Valı	ue Desc	rintion						
								van 1		•	mina cvi	cle has c	omoleter	4		
								0		-		cle has n				
								U	ine j	Jogram	ining cyt	10 1103 11	or comp	eleu.		
									status is V registe		the inte	rrupt con	itroller w	hen the	PMASK L	it in the
								This	bit is cle	ared by	writing a	1 to the	PMISC b	it in the f	FCMISC	register
	0		ARI	S	R	0	0	Acce	ess Raw	Interrup	t Status					
								Valu	ue Desc	ription						
								1	A pro	gram or	erase a	ction wa	s attemp	ted on a	a block o	f Flash
										-	contradi PPEn re		rotectior	policy f	or that b	lock as
								0	No a mem		as tried t	o improp	erly proç	gram or	erase the	e Flash
									status is V registe		the inte	rrupt con	itroller w	hen the	amask k	it in the
								Thie	- bit is clo	arad by	writing o	1 to the	MTCOL	it in tho I	CMISC	rogisto

This bit is cleared by writing a 1 to the AMISC bit in the **FCMISC** register.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

Flash Controller Interrupt Mask (FCIM)

This register controls whether the flash controller generates interrupts to the controller.

Offse	0x400F.C t 0x010 R/W, rese		0.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	т т	rese	erved	1	1			ı	1	1
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	1		1	reser	ved		1	•			1	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Τv	ре	Reset	Des	cription							
-					.,	P O		200	onpuon							
	31:2		reserv	ved	R	0	0x0	com	patibility	with fut		ucts, the	value of	a reser	t. To prov ved bit sh	
	1		PMA	SK	R	W	0	Pro	grammin	a Interru	pt Mask					
										rols the		of the p	rogramn	ning raw	/ interrup	t status
								Val	ue Deso	ription						
								1	An ir is se		s sent to	the inter	rupt con	troller w	hen the ₽	PRIS bit
								0		PRIS int oller.	errupt is	suppres	sed and	not sen	t to the ir	nterrupt
	0		AMA	SK	R/	W	0	Acc	ess Inter	rupt Ma	sk					
									s bit cont rrupt cor		reporting	of the a	ccess ra	w interr	upt statu:	s to the
								Val	ue Deso	ription						
								1	An ir is se		s sent to	the inter	rupt con	troller w	hen the A	RIS bit
								0		ARIS int oller.	errupt is	suppres	sed and	not sen	t to the ir	nterrupt

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

	31	30)	29	28		27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1		1	T	1		т т	rese	rved	l	r	1	r	r	1	1
ype L	RO	R		RO	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0		0	0		0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	i T	13	12	-	11	10	9 I I reser	8	7	6	5	4	3	2	1 PMISC	0 AMIS
ype	RO	R)	RO	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1
set	0	0		0	0		0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field			Na	me		Ту	be	Reset	Des	cription							
	31:2			rese	erved		R	C	0x0	Soft	ware sho	ould not	relv on t	he value	of a res	erved bi	it. To prov	vide
										com		with fut	ure prod	ucts, the	value of	a reser	ved bit sl	
	1			PM	ISC		R/W	1C	0	Proę	grammin	g Maske	d Interru	ipt Statu	s and Cl	ear		
										Vali	ue Desc	ription						
										1			a 1 indica ause a p				nterrupt w leted.	as
												0	this bit o er (see p			d also th	e pris t	oit in th
										0			a 0 indica not occu		a progra	amming	cycle cor	nplete
											A wri	te of 0 h	as no ef	fect on tl	ne state	of this b	vit.	
	0			AM	ISC		R/W	'1C	0	Acc	ess Mas	ked Inter	rrupt Sta	tus and	Clear			
										Valu	ue Desc	ription						
										1	signa a blo	aled beca ck of Fla	ause a p	rogram o ory that	or erase contradi	action w cts the p	nterrupt w as attem protectior	pted c
												-	this bit o er (see p			d also th	e ARIS b	oit in th
										0	Whe occu	-	a 0 indica	ates that	no impre	oper acc	cesses ha	ave
											A wri	te of 0 h	as no ef	fect on t	ne state	of this h	it	

6.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Relo	ad (USI	ECRL)													
Offset	0x400F.I t 0x140 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ı	I	r	1	i i	r r	rese	rved	1	r	1		i	r	r i i i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	rese	rved	Ì	î î			1	î	US	EC	1	Î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		USE	C	R/	W	0x13	Micr	rosecono	d Reload	Value					
									z -1 of th grammed		ller clock	k when th	ne flash i	s being (erased o	r
										,	•	ency is b flash is	0	-		

Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	R/W, rese	et 0x8000	0.00FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DE	3G					1 1		READ_E	NABLE	I	1			I	
Type Reset	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			T				1 1	READ_I	ENABLE		I	I	1 1	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:30		DBO	G	R/	W	0x2	Use	r Control	led Deb	ug Enab	le				
								Eac	h bit pos	tion ma	ps 2 Kby	tes of Fl	ash to be	e read-e	nabled.	
								Valu	ue Desc	ription						
								0x2	Debu	g acces	s allowe	d				
										-						
	29:0	F	READ_EI	NABLE	R/	w o	x000000FF	F Flas	h Read I	Enable						
								Eac	h bit pos	tion ma	ps 2 Kby	tes of Fl	ash to be	e read-e	nabled.	
								Valu	ue	Descri	ption					
								0x0	00000FF	Enable	es 16 KE	of flash	I.			

Flash Memory Protection Read Enable (FMPRE) Base 0x400F.E000

Offset 0x130

Base 0x400F.E000

Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	t 0x134 R/W, res	et 0x0000	.00FF													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	PROG_I	ENABLE					1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		r	[г т 1		1 1	PROG_I	ENABLE		1 1			1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
В	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:0	Р	ROG_E	NABLE	R/\	N	0x000000FF	Flas	h Progra	mming l	Enable					
								Eac	h bit posi	tion map	ps 2 Kby	tes of Fl	ash to b	e write-e	nabled.	
								Valu	Je	Descri	ption					

0x00000FF Enables 16 KB of flash.

Flash Memory Protection Program Enable (FMPPE)


7 General-Purpose Input/Outputs (GPIOs)


The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E). The GPIO module supports 12-33 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- 12-33 GPIOs, depending on configuration
- 5-V-tolerant in input configuration
- Fast toggle capable of a change every two clock cycles
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

7.1 Block Diagram





7.2 Signal Description

GPIO signals have alternate hardware functions. Table 7-3 on page 230 lists the GPIO pins and their analog and digital alternate functions. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. The digital alternate hardware functions are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric enoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 7-1. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 7-2. GPIO Pins and Alternate Functions (48QFP)

10	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PBO	29	CCP0	
PB1	30		
PB2	33		
PB3	34		
PB4	44	C0-	
PB5	43	C1-	
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	C1+	Clo
PC6	12		
PC7	11		
PD0	25	PWM0	
PD1	26	PWM1	
PD2	27		
PD3	28		
PD4	45		
PD5	46	CCP2	
PD6	47	Fault	
PD7	48	COo	

10	Pin Number	Multiplexed Function	Multiplexed Function
PEO	35		
PE1	36		
PE2	4		

Table 7-2. GPIO Pins and Alternate Functions (48QFP) (continued)

Table 7-3. GPIO Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
PAO	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PB0	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
PC4	14	I/O	TTL	GPIO port C bit 4.
PC5	13	I/O	TTL	GPIO port C bit 5.
PC6	12	I/O	TTL	GPIO port C bit 6.
PC7	11	I/O	TTL	GPIO port C bit 7.
PD0	25	I/O	TTL	GPIO port D bit 0.
PD1	26	I/O	TTL	GPIO port D bit 1.
PD2	27	I/O	TTL	GPIO port D bit 2.
PD3	28	I/O	TTL	GPIO port D bit 3.
PD4	45	I/O	TTL	GPIO port D bit 4.
PD5	46	I/O	TTL	GPIO port D bit 5.
PD6	47	I/O	TTL	GPIO port D bit 6.
PD7	48	I/O	TTL	GPIO port D bit 7.
PEO	35	I/O	TTL	GPIO port E bit 0.
PE1	36	I/O	TTL	GPIO port E bit 1.
PE2	4	I/O	TTL	GPIO port E bit 2.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.


7.3 Functional Description

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the TRST function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 7-2 on page 231). The LM3S301 microcontroller contains five ports and thus five of these physical GPIO blocks.





7.3.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

7.3.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 238) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


7.3.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 237) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 7-3 on page 232, where u is data unchanged by the write.

Figure 7-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 7-4 on page 232.

Figure 7-4. GPIODATA Read Example



7.3.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt

controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 239)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 240)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 241)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 242).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 243 and page 244). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the PortB interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on PB4, and wait for the ADC interrupt or the ADC interrupt must be disabled in the **EN0** register and the PortB interrupt handler must poll the ADC registers until the conversion is completed. See page 98 for more information.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 245).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

7.3.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 246), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

7.3.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPUR**, **GPIOPUR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital enable.

7.3.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

7.4 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR=**0 and **GPIOAFSEL=**0). Table 7-4 on page 234 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 7-5 on page 234 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration GPIO Register Bit Value ^a										
Configuration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	X	X	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	Х	X
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	Х	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

Table 7-4. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 7-5. GPIO Interrupt Configuration Example

		Pin 2 Bit Value ^a												
Register	Interrupt Event Trigger	7	6	5	4	3	2	1	0					
GPIOIS	0=edge 1=level	X	X	Х	Х	X	0	Х	Х					
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	Х	Х					

	Desired	Pin 2 Bit Va	Pin 2 Bit Value ^a											
Register	Interrupt Event Trigger	7	6	5	4	3	2	1	0					
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		X	X	X	X	1	X	X					
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0					

Table 7-5. GPIO Interrupt Configuration Example (continued)

a. X=Ignored (don't care bit)

7.5 Register Map

Table 7-6 on page 235 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000

Note that the GPIO module clock must be enabled before the registers can be programmed (see page 201). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect, and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	237
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	238
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	239
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	240
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	241
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	242

Table 7-6. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	243
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	244
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	245
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	246
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	248
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	249
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	250
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	251
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	252
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	253
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	254
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	255
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	256
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	257
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	258
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	259
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	260
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	261
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	262
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	263
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	264
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	265
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	266
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	267

Table 7-6. GPIO Register Map (continued)

7.6 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 238).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1			т т	rese	erved	1	1	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	erved					I	I	D/	ATA	ΓΑ			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field 31:8		Nan reser	ved	Tyj R(C	Reset 0x00	Soft com pres	patibility served a	with fut	ure prod	ucts, the	of a res value of operation	a reser		vide hould be	
	7:0		DAT	ΓA	R/	N	0x00	GPI	O Data								
								To f inde regi	acilitate ependent sters are	the readi drivers, masked	ng and the data I by the o	writing of a read fro eight ado	f data to om and t fress line	these re he data es ipado	egisters I written t dr[9:2		

reads and writes.

bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 232 for examples of

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x400 Type R/W, reset 0x0000.0000


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1		, i			rese	rved			•	1	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1		rved		1 1			- -	r	1	IR	1	r	
Tuno	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
10000	Ū	Ū	Ū	Ū	Ū	Ū	Ū	0	Ū	Ū	Ū	Ū	Ū	Ū	Ū	°,
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	RO		com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.					•		
	7:0		DIF	R	R/	W	0x00		O Data [DIR val			as follow	s:			

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	r			r 1	rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	rese	rved		1 1			1	r	1	S I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
F	Bit/Field		Nam		Ту	ne	Reset	Des	cription							
			inan		i y	pc	Reset	DC3	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		IS		R/	W	0x00	GPI	O Interre	upt Sens	е					
								The	IS valu	es are de	efined as	s follows:				

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 239) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 241). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

-	-				
GP	IO Po	rt A b	base:	0x4000	.4000
GP	IO Po	rt B b	base:	0x4000	.5000
GP	IO Po	rt C I	base:	0x4000	.6000
GP	IO Po	rt D I	base:	0x4000	.7000
GP	IO Po	rt E b	base:	0x4002	.4000
Offs	set 0x	408			
Тур	e R/V	l, res	set 0x	0000.00	000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							IB	E	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 241).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The GPIOIEV register is the interrupt event register. Bits set to High in GPIOIEV configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the GPIO Interrupt Sense (GPIOIS) register (see page 239). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in GPIOIS. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x40C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			ſ	rese	rved						ſ	I	V	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software sho compatibility preserved ac
7:0	IEV	R/W	0x00	GPIO Interru

ould not rely on the value of a reserved bit. To provide y with future products, the value of a reserved bit should be cross a read-modify-write operation.

upt Event


The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- Rising edge or High levels on corresponding pins trigger 1 interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)



- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 242). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x414 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					[ſ	RI	S		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status Reflects the status of interrupt trigger condition detection on pins (raw,

prior to masking).

The $\ensuremath{\mathtt{RIS}}$ values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the PortB interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on PB4, and wait for the ADC interrupt or the ADC interrupt must be disabled in the **EN0** register and the PortB interrupt handler must poll the ADC registers until the conversion is completed. See page 98 for more information.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x418 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	1		1 1	rese	erved		I	I	1			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			T	rese	rved		т т				r	M	I IIS I		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name				Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		MIS	S	R	0	0x00	GPI	O Maske	ed Interru	upt Statu	IS				
								Mas	sked valu	e of inte	rrupt due	e to corre	espondir	ıg pin.		
									MIS valu		•		•			
								Val	ue Desc	ription						

0 Corresponding GPIO line interrupt not active.

1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x41C Type W1C, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 Δ 1 reserved iĊ RO RO RO RO RO RO RO RO W1C W1C W1C W1C W1C W1C W1C W1C Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:8 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. IC W1C 0x00 **GPIO** Interrupt Clear 7:0 The IC values are defined as follows: Value Description

0 Corresponding interrupt is unaffected.

1 Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the $\overline{\text{TRST}}$ function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x420 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved							1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved							AFS	SEL			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
-			New		т.		Deset	Dee								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	

the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for

Port C is 0x0000.000F.

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this,

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			I		rese	erved	1	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1	1 1			1	1	DF	RV2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field Name			ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	7:0		DRV	/2	R/	W	0xFF	Aw	put Pad 2 rite of 1 f	to either	GPIODF	R4[n] or				second

A write of 1 to either GPIODR4[n] or GPIODR8[n] clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The GPIODR4R register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the GPIODR2R register and the DRV8 bit in the GPIODR8R register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.4000 GPIO Port B base: 0x4000.6000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved			I				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved							DF	2V4	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field Name					ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		DRV	' 4	R/	W	0x00	Aw	put Pad 4 rite of 1 t espondir	o either	GPIODF	R2[n] or				second

orresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x508 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1		rese	erved	I	1	1	1	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved	1	1 1			I	1	DF	RV8	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide nould be
	7:0		DRV	/8	R/	W	0x00	Aw	put Pad a rite of 1 t	to either	GPIODF	R2[n] or				second

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 255). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

GPIO GPIO GPIO GPIO GPIO Offse	Port A b Port B b Port C b Port D b Port E b t 0x50C	n Drain pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 et 0x0000	000.5000 000.6000 000.7000 002.4000	GPIOO	DR)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1	1				т т	rese	erved			ſ				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved ODE																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		ODI	E	R/	W	0x00	The	put Pad (ODE val	ues are o			s:			
								Val	ue Desc	ription						

0

1

Open drain configuration is disabled.

Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 253).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	rese	erved	ſ				1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	r i i i i i i i i i i i i i i i i i i i	rved		1 1	-		-	-	PL		1	r <u> </u>	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	et 0 0 0 0 0 0 0 Bit/Field Name Type Reset							Des	cription							
	31:8		reser	ved	R	С	0x00	com	ware sho patibility served a	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0 PUE R/W 0xFF						0xFF	Pad	Weak P	ull-Up E	nable	-				
								Val	ue Desc	ription						

0 The corresponding pin's weak pull-up resistor is disabled.

1 The corresponding pin's weak pull-up resistor is enabled.

A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 252).

GPIO Pull-Down Select (GPIOPDR)

GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port D b) Port E b t 0x514	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 et 0x0000	00.4000 00.5000 00.6000 00.7000 02.4000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			· · · · ·		, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved	1		1	, , , , , , , , , , , , , , , , , , ,		ſ	1
Type	Type RO R															
Reset	U	U	U	U	U	U	0	0	U	U	0	U	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reserved PDE															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	е	Тур	be	Reset	Des	cription							
	31:8		reserv	red	R	C	0x00	com	patibility	with futu	ure produ	ucts, the	of a rese value of operatio	a reserv	•	
	7:0		PDE	Ē	R/	N	0x00	Pad	Weak F	ull-Dowr	n Enable					
								Val	ue Desc	ription						
								0	The	correspo	nding pi	n's weak	pull-dow	/n resist	tor is disa	abled.
													•			

1 The corresponding pin's weak pull-down resistor is enabled.

A write of 1 to **GPIOPUR[n]** clears the corresponding **GPIOPDR[n]** enables. The change is effective on the second clock cycle after the write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 250).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		т т	rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		т т			1	r	I SF	RL I	T	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Resei	0	0	0	0	0	U	0	U	0	0	U	0	U	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
7:0 SRL R/W 0x00 S										imit Enal	ble (8-m	A drive o	nly)			
								The	SRL val	ues are o	defined a	as follows	S:			

Value Description

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x51C Type R/W, reset 0x0000.00FF

31:8

7:0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1	1			rese	rved							•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved							DE	ĒN			'
Туре	RO	RO	RO	rese RO	rved RO	RO	RO	RO	R/W	R/W	R/W	DE R/W	EN R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1			R/W 1	R/W 1	R/W 1

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

DEN R/W

reserved

RO

0x00

0xFF

Digital Enable

The DEN values are defined as follows:

Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.

Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•				· ·			rese	rved				1	•	1	•
Туре	RO 0	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO	RO	RO	RO	RO
Reset	U	0	0	0	0	0	U	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													D4	•	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	4	R	0	0x00	GPI	O Periph	eral ID F	Register	[7:0]				

Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		•					rese	rved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													D5	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	GPI	O Periph	ieral ID F	Register	[15:8]				

Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· ·			rese	rved			1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														•	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	6	R	0	0x00	GPI	O Periph	eral ID F	Register	[23:16]				

Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	ļ		l				rese	rved		l	1		1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	I		rese	rved							PI	D7	•	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field			ie	Ty	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0 PID7 RO 0x00								O Periph	eral ID F	Register[[31:24]				

Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE0 Type RO, reset 0x0000.0061

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	I	rese	rved	ſ	1 1			[PI	D0	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	0	R	0	0x61		O Periph be used			-	ne prese	nce of th	is periph	ieral.

Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		· · ·	1	r	rved		1 1	-		-		PI		1	r <u> </u>	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ire produ	he value ucts, the lify-write	value of	a reserv		
	7:0		PID	1	R	0	0x00		O Periph be used			[15:8] dentify th	e prese	nce of th	is periph	eral.

Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		1 1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	l erved	r	1 I		,,	I	i 1	I PII	D2	ı	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	3it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit f a reserv on.		
	7:0		PID	2	R	0	0x18		O Periph be used				ne prese	nce of th	is periph	neral.

Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1		rved		1 1				r	PI		1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	3it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ		value of	erved bit a reserv on.		
	7:0	7:0 PID3 RO 0x01							O Periph be used		• •		ie prese	nce of th	is periph	ieral.

Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				1 1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	rese	rved		r r				I	CII	0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0 CID0 RO 0x0D								O Prime vides sof		• •	•	eriphera	I identific	cation sy	stem.

Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Ĩ		I	rese	rved		1 1					CII	D1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8 reserved RO 0x00						com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv			
	7:0 CID1 RO 0xF0						O Prime vides sof		• •	-	eriphera	I identific	cation sy	stem.		

Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I	rese	rved	r	, , ,		,,			CI	D2	ı	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8 reserved RO 0x00						Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	7:0 CID2 RO 0x05						O Prime /ides sof		• •	-	eriphera	I identific	cation sy	stem.		

Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		1	r	rved	1	ب ر			i	r <u> </u>	Cl		-	1	
_													L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8 reserved RO 0x00						com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	7:0 CID3 RO 0xB1						O Prime vides sof		••••	-	eriphera	l identific	cation sy	stem.		

8 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains two GPTM blocks (Timer0 and Timer1). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 84) and the PWM timer in the PWM module (see "PWM Timer" on page 456).

The General-Purpose Timers provide the following features:

- Two General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - To trigger analog-to-digital conversions
- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Input Capture modes
 - Input edge count capture

- Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

8.1 Block Diagram

Note: In Figure 8-1 on page 269, the specific CCP pins available depend on the Stellaris device. See Table 8-1 on page 269 for the available CCPs.




Figure 8-1. GPTM Module Block Diagram

Table 8-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	-
Timer 1	TimerA	CCP2	-
	TimerB	-	-

8.2 Signal Description

Table 8-2 on page 270lists the external signals of the GP Timer module and describes the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 246) should be set to choose the GP Timer function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
CCP2	46	I/O	TTL	Capture/Compare/PWM 2.

Table 8-2. General-Purpose Timers Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

8.3 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 280), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 281), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 283). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

8.3.1 **GPTM Reset Conditions**

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 294) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 295). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 298) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 299).

8.3.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 294
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 295
- GPTM TimerA (GPTMTAR) register [15:0], see page 302
- GPTM TimerB (GPTMTBR) register [15:0], see page 303

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

8.3.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 281), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 285), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 290), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 292). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTMIRR) register (see page 288), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 291). The ADC trigger is enabled by setting the TAOTE bit in GPTMCTL.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

8.3.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 296) by the controller.

The input clock on an even CCP input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

8.3.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 280). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an **n** to reference both.

8.3.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the GPTMRIS register, and holds it until it is cleared by writing the GPTMICR register. If the time-out interrupt is enabled in GPTMIMR, the GPTM also sets the TnTOMIS bit in GPTMISR and generates a controller interrupt. The ADC trigger is enabled by setting the TnOTE bit in the GPTMCTL register.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 20-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
0000000	1	3.2768	mS
0000001	2	6.554	mS
00000010	3	9.8302	mS
1111101	254	832.3073	mS
1111110	255	835.584	mS
1111111	256	838.8608	mS

Table 8-3. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

8.3.3.2 16-Bit Input Edge Count Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the

GPTMTnILR register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 8-2 on page 273 shows how input edge count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMTnMATCHR** register.




Figure 8-2. 16-Bit Input Edge Count Mode Example

8.3.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.


When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMTNILR** register.

Figure 8-3 on page 274 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).

Figure 8-3. 16-Bit Input Edge Time Mode Example



8.3.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.


When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match**

Register (GPTMTnMATCHR). Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 8-4 on page 275 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMTnIRL**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.





8.4 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMER0 and TIMER1 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

8.4.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - **a.** Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.

- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 276. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

8.4.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

8.4.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - **a.** Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **TNTOIM** bit in the GPTM Interrupt Mask Register (GPTMIMR).

- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TRTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TRTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 277. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

8.4.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the GPTMCTL register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 277 through step 9 on page 277.

8.4.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.

- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

8.4.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

8.5 Register Map

Table 8-4 on page 278 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000

Note that the Timer module clock must be enabled before the registers can be programmed (see page 195). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

 Table 8-4. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	280

Offset	Name	Туре	Reset	Description	See page
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	281
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	283
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	285
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	288
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	290
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	291
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	292
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM TimerA Interval Load	294
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	295
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM TimerA Match	296
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	297
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	298
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	299
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	300
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	301
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM TimerA	302
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	303

Table 8-4. Timers Register Map (continued)

8.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x000 Type R/W, reset 0x0000.0000

11	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ſ	1		1	r			1 1	rese	rved	1		1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ĺ	1	ſ	1	1		[reserved			1		1			GPTMCFG	_	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field Name Type Reset Description																
	31:3		reserv	ved	R	0	0x00	Soft	ware sh	nould not	rely on t	he value	of a res	erved bit	. To prov	vide	
								com	patibilit	y with futu	ure prod	ucts, the	value of	a reserv	ed bit sł	ould be	
								pres	erved a	across a r	ead-mo	dify-write	operation	on.			
	2:0		GPTM	CFG	R/	W	0x0	GPT	M Con	figuration							
								The	GPTMC	FG values	s are det	fined as	follows:				
								Va	lue D	escriptior	ı						
									x0 32	2-bit time	r configu	ration.					
								0x1 32-bit real-time clock (RTC) counter configuration.									
								0:	x2 R	eserved							
							0x3 Reserved										
								0x4	-0x7 16	6-bit timer	· configu	ration, fu	unction is	s controll	ed by bit	s 1:0 of	

x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
ſ				1				rese	rved	1			1			1				
Г Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
				•		rese	erved			•			TAAMS	TACMR	TA	MR				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W	R/W 0	R/W 0				
Resei	0	U	0	0	0	U	0	0	U	0	U	0	0	0	0	0				
Б	it/Field		Nam		т.,	20	Poset	Dee	orintion											
D	il/Field		INali	ie	Ту	pe	Reset													
	31:4		reserv	ved	R	0	0x00	, , , , , , , , , , , , , , , , , , , ,												
								compatibility with future products, the value of a reserved bit should												
								preserved across a read-modify-write operation.												
	3		TAAN	ИS	R/	W	0	GP1	rM Time	rA Altern	ate Mod	e Select	:							
								The	TAAMS	values ar	e define	d as foll	ows:							
								Val	ue Des	vrintion										
								0		ure mod	o io onak	alad								
									•											
								1		1 mode is										
									Note				de, you m ર field to	nust also	clear the	TACMR				
										DIL	and set i	ne TAM		UX2.						
					_															
	2		TAC	٨R	R/	W	0	·												
								The TACMR values are defined as follows:												
								Val	ue Des	ription										
								0	Edge	e-Count r	node									
								1 Edge-Time mode												
									9											

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, ${\tt TAMR}$ controls the 16-bit timer modes for TimerA.
				In 32-bit timer configuration, this register controls the mode and the contents of GPTMTBMR are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	1		1	I			r r	rese	rved	1			1							
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
						rese	rved						TBAMS	TBCMR	ТВ	MR				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0				
Reset	U	U	U	U	U	U	U	U	U	U	U	U	0	0	U	0				
-	:		New		т.		Deset	Dee												
E	it/Field		Nam	ne	Ту	pe	Reset													
	31:4		reserv	ved	R	0	0x00	, , , , , , , , , , , , , , , , , , , ,												
								compatibility with future products, the value of a reserved bit shoul												
								preserved across a read-modify-write operation.												
	3		TBAN	٨S	R/	W	0	GP1	M Time	rB Altern	ate Mod	e Select	t							
								The	TBAMS	values ar	e define	d as foll	ows:							
								N/~ I												
									ue Deso											
								0		ure mod										
								1	PWN	1 mode is	s enable	d.								
									Note				de, you m		clear the	TBCMR				
										bit	and set I	the TBM	R field to	0x2.						
	2		TBC	٨R	R/	W	0	O GPTM TimerB Capture Mode												
								The	TBCMR	values ar	re define	d as foll	ows:							
								Valı	ue Desc	ription										
								0		e-Count r	node									
									-											
								1	Euge	e-Time m	oue									

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

Timer Timer Offse	r0 base: (r1 base: (t 0x00C	otrol (GF 0x4003.00 0x4003.10 et 0x0000	000	_)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1		1 1			1 1	rese	l erved	I					1 1		
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved	TBPWML	TBOTE	reserved	TBE		TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE\		TASTALL	TAEN	
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/Field Name Type Reset Descrip								cription									
compatibili							tware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.										
	14		TBPW	/ML	R/	W	0	GP ⁻	GPTM TimerB PWM Output Level								
								The	TBPWMI	TBPWML values are defined as follows:							
								Val	Value Description								
							C) Outp	ut is una	ffected.							
								1	Outp	ut is inve	erted.						
	13		TBO	тс	R/		0	CP.	TM Time		ıt Triago	Enable					
	15		ibo	1	IV	vv	0		TBOTE	•			<u>.</u>				
								inc	IDOID		c denne		5110.				
								Val	ue Desc	ription							
							C	0 The output TimerB ADC trigger is disabled.									
								1	The	output Ti	merB AD	DC trigge	er is enat	oled.			
															ected as a e page 34		
	12		reser	ved	R	С	0	con		with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh		

Bit/Field	Name	Туре	Reset	Description							
11:10	TBEVENT	R/W	0x0	GPTM TimerB Event Mode							
				The TBEVENT values are defined as follows:							
				Value Description							
				0x0 Positive edge							
				0x1 Negative edge							
				0x2 Reserved							
				0x3 Both edges							
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable							
				The TBSTALL values are defined as follows:							
				Value Description							
				0 Timer B continues counting while the processor is halted by the debugger.							
				1 Timer B freezes counting while the processor is halted by the debugger.							
				If the processor is executing normally, the $\ensuremath{\mathtt{TBSTALL}}$ bit is ignored.							
8	TBEN	R/W	0	GPTM TimerB Enable							
				The TBEN values are defined as follows:							
				Value Description							
				0 TimerB is disabled.							
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.							
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level							
				The TAPWML values are defined as follows:							
				Value Description							
				0 Output is unaffected.							
				1 Output is inverted.							
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable							
				The TAOTE values are defined as follows:							
				Value Description							
				0 The output TimerA ADC trigger is disabled.							
				1 The output TimerA ADC trigger is enabled.							
				In addition, the ADC must be enabled and the timer selected as a trigger source with the EMn bit in the ADCEMUX register (see page 343).							

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable The RTCEN values are defined as follows: Value Description 0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge 0x1 Negative edge
				0x1 Negative edge 0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM Timer A Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 Timer A continues counting while the processor is halted by the debugger.
				1 Timer A freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the $\ensuremath{\mathtt{TASTALL}}$ bit is ignored.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x018 Type R/W, reset 0x0000.0000

,,	24	20	20	20	27	26	25	24	22	22	24	20	10	10	17	16
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	17	16
l	reserved															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBEIM	CBMIM	ТВТОІМ		rese			RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam		Τv	ре	Reset	Des	cription							
			Null		, i y	pe	10000	Des	onption							
	31:11		reserved			RO					2		of a res		•	
											•	-	value of operation		/ed bit sr	noula be
													•			
	10		CBE	IM	R/	W	0		GPTM CaptureB Event Interrupt Mask							
						The CBEIM values are defined as follow							ows:			
								Valu	ue Desc	ription						
								0	Inter	rupt is di	sabled.					
								1		rupt is er						
	9		CBM	INA	R/	\\/	0	CPT	M Cant	IroB Ma	ch Inter	runt Ma				
	0		ODIM	1111	IV.	••	U	0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows:								
								1110	CDITITI	aluoo a	o donne		0110.			
								Valu	ue Desc	ription						
								0	Inter	rupt is di	sabled.					
								1	Inter	rupt is er	abled.					
	8		TBTC	MIM	R/	W	0	GP1	M Time	rB Time-	Out Inte	rrupt Ma	isk			
								The	TBTOIM	values	are defir	ned as fo	ollows:			
								Val	ue Desc	rintion						
								van 0		rupt is di	boldes					
								1		upt is di rupt is er						
								I	men	upuser	auleu.					
					_	~									-	
	7:4		reser	/ed	R	0	0						e of a res value of			
									• •		•		e operatio		54 51 51	

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	r		1			1	1	resei	rved	r r	1		1		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	15	14	reserved	12	· · · ·	CBERIS	GBMRIS	° TBTORIS	1	resei			RTCRIS	CAERIS	CAMRIS	TATORIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	e	Ту	ре	Reset	Desc	cription							
	31:11		reserv	/ed	R	0	0x00						e of a res		•	
											•		e value of e operation		ed bit sl	nould be
	10		CBEF	RIS	R	0	0			ureB Eve				4	- 1.4	
								Inis	is the C	артигев	Event in	iterrupt	status pri	or to ma	sking.	
	9		CBMF	RIS	R	0	0	GPT	M Captu	ureB Mat	ch Raw	Interrup	ot			
								This	is the C	aptureB	Match ir	nterrupt	status pr	ior to ma	isking.	
	8		TBTO	RIS	R	0	0	GPT	M Timer	B Time-	Out Raw	/ Interru	pt			
								This	is the Ti	imerB tin	ne-out in	terrupt	status pri	or to ma	sking.	
	7:4		reserv	/ed	R	0	0x0	Soft	ware sho	ould not r	ely on ti	he value	e of a res	erved bit	. To prov	∕ide
											•		e value of e operation		ed bit st	nould be
								pies	erveu au	1055 a 10	au-mou	iny-wine	e operatio	<i>л</i> п.		
	3		RTCF	RIS	R	0	0			Raw Inte	•					
								Ihis	is the R	IC Even	it interru	pt status	s prior to	masking		
	2		CAEF	RIS	R	0	0	GPT	M Captu	ureA Eve	nt Raw	Interrup	t			
								This	is the C	aptureA	Event in	iterrupt	status pri	or to ma	sking.	
	1		CAMF	RIS	R	0	0	GPT	M Captu	ureA Mat	ch Raw	Interrup	ot			
								This	is the C	aptureA	Match ir	nterrupt	status pr	ior to ma	isking.	
	0		TATO	ิรเร	R	0	0	GPT	M Timer	A Time-	Out Raw	/ Interru	pt			
								This	the Tim	erA time-	-out inte	rrupt sta	atus prior	to mask	ing.	

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer Timer Offse	n0 base: 0 n1 base: 0 t 0x020 RO, reset	x4003.00 x4003.10	000	laius (C	37 1 10110	113)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•					•	•	resei	ved			•		•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBEMIS	CBMMIS	TBTOMIS		rese	rved	•	RTCMIS	CAEMIS	CAMMIS	TATOMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	8it/Field		Nam	e	Ту	ре	Reset	Desc	cription							
	31:11		reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.													
	10	preserved across a read-modify-write operation. CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt														
	9		CBMN	<i>I</i> IS	R	0	0		•	ureB Mat aptureB			rupt status aff	ter mask	ing.	
	8		TBTO	MIS	R	0	0			B Time-			errupt status aft	er maski	ng.	
	7:4		reserv	ved	R	0	0x0	com	patibility	with futu	ire prodi	ucts, the	of a reservatue of value of operation	a reserv	•	
	3		RTCM	/IS	R	0	0			Masked TC even	•		after ma	asking.		
	2		CAEM	/IS	R	0	0		•	ureA Eve aptureA			rupt status afte	er maski	ng.	
	1		CAMN	<i>I</i> IS	R	0	0		•	ureA Mat aptureA			rupt status aff	ter mask	ing.	
	0		TATO	MIS	R	0	0			A Time-			errupt status aft	er maski	ng.	

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x024 Type W1C, reset 0x0000.0000

туре	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Г	1		1 1			1		rese					1	1	1	
Туре	RO	RO	RO	I RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved		RTCCINT	CAECINT	CAMCINT	TATOCINT
Туре	RO	RO	RO	RO	RO	W1C	W1C	W1C	RO	RO	RO	RO	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Nam	he	Τv	ре	Reset	Des	cription							
D			- Turin		. y	pe	110001	Des	onption							
	31:11		reserv	/ed	R	0	0x00						e of a res e value of		•	
													e operatio		reu bit si	
	10		CBEC	INT	W	10	0	GPT	M Cant	ureB Eve	ont Interr	unt Cle	ər			
	10		OBLO				0		•			•				
		The CBECINT values are defined as follows: Value Description														
								1	The	nterrupt	is cleare	d.				
	9		CBMC	INIT	W	10	0	СПТ	MCont	IroP Mot	ob Intor	unt Clo	or			
	9		CBINC	INI	vv		0		•	ureB Mat ⊤ values		•				
													ionowo.			
									le Desc							
								0		nterrupt						
								1	The	nterrupt	is cleare	d.				
	8		твтос		W	10	0	CDT	M Time	B Time-	Out Into	munt Cl				
	0		IBIOC		vv	10	0						s follows:			
									ue Desc	•						
								0		nterrupt						
								1	The	nterrupt	is cleare	a.				
	7:4		10005	vod	п	0	0x0	604	Naro ob	auld not	roly on th		e of a res	onvod hit	To pro	<i>ii</i> do
	1.4		reserv	/eu	R	0	UXU				-		e of a res			
								pres	erved a	cross a r	ead-mod	lify-write	e operatio	on.		

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
1	CAMCINT	W1C	0	 GPTM CaptureA Match Interrupt Clear The CAMCINT values are defined as follows: Value Description 0 The interrupt is unaffected. 1 The interrupt is cleared.
0	TATOCINT	W1C	0	 GPTM TimerA Time-Out Interrupt Clear The TATOCINT values are defined as follows: Value Description 0 The interrupt is unaffected. 1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Timer Offse	r0 base: (r1 base: (t 0x028	erA Inte 0x4003.00 0x4003.10 et 0xFFF	000	ad (GP ⁻	ΓΜΤΑΙL	R)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I		I		TAII	LRH	1	I	1		1	1	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1 1	TAI	LRL	I		1	ı – –	I	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		TAILF	RH	R/	W	0xFFFF	Whe Tim write In 10	en config erB Inte e. A reac 6-bit mod	rval Loa I returns	32-bit m i d (GPT the curr eld read	ode via tl MTBILR ent value	High he GPTM) register e of GPT nd does i	loads the model of	nis value L	on a
	15:0		TAILI	RL	R/	W	0xFFFF	For	both 16-		bit mode	es, writin	Low g this fiel lue of GI			iter for

July 14, 2014

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		T	T	1		т г	rese	l erved	1	1	1	1	1	Т	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ï		1	1		1	т т	TBI	LRL	1		1		1	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	rved	R	0	0x0000	com	patibility	with futu	ure prod		value c	of a reser	it. To pro ved bit sl	vide hould be
	15:0		TBIL	.RL	R	W	0xFFFF	GPT	TM Time	rB Interv	al Load	Register				
								upd	ates GP	TMTBILI	र . In 32-		, writes		a write to pred, and	this field I reads

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

Timer Offse	1 base: 0 t 0x030	0x4003.0 0x4003.1 et 0xFFF	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I			1		TAN	/RH	1	1	1		1	1	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		1	T	1		1	1 1	TAN	I MRL	1	1	1		1	1	1
ц Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
B	lit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		TAM	RH	R/	W	0xFFFF				n Registe	•	<u>.</u>			
								GP1	MCFG	register,		e is com	e Clock (pared to its.	,		
									6-bit mo e of GP1			s as 0 a	nd does	not have	an effe	ct on the
	15:0		TAM	RL	R/	w	0xFFFF	GP1	rM Time	rA Match	n Registe	er Low				
								GP1	IMCFG	, register,		e is com	e Clock (pared to its.	,		
													s value a ut PWM	•	GPTM	TAILR,
								Whe GP1 num	en config F MTAILF	jured for R , determ dge eve	Edge C	ount mo v many e	de, this v edge ever jual to the	alue alo nts are c	ounted.	

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Timer Timer Offse	r0 base: (r1 base: (t 0x034	erB Mai 0x4003.00 0x4003.10 et 0x0000	000	ТМТВ№	IATCHR	R)										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	· ·		T I	rese	rved	1	ſ	1			I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ï	I	r	, , , , , , , , , , , , , , , , , , ,		r r	TBN	/RL	1	r	1	· · · · ·		r	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W	R/W 1	R/W	R/W 1
	Bit/Field 31:16		Nam		Tyj R(Reset 0x0000	Soft com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		TBM	RL	R/	W	0xFFFF	GPT	M Time	rB Match	n Registe	er Low				
												ode, this			GPTM	TBILR,
								GPT	MTBIL	R , determ	nines how	ount moo w many e ted is eq	dge ever	nts are c	ounted.	The total I TBILR

minus this value.

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	ſ			1 1	rese	erved		ſ	1	1	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved		1 1					TAF	' 'SR	1	I	
Type Reset	RO	RO	RO	RO 0	RO	RO 0	RO	RO	R/W 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TAPS	SR	R/	W	0x00	GPT	TM Timer	A Presc	ale					
									register ne registe		s value c	on a write	e. A read	returns	the curre	ent value

Refer to Table 8-3 on page 272 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	ſ	 			rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							TBF	PSR	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TBPS	SR	R/	W	0x00	GPT	rM Timer	B Presc	ale					
									register nis registe		s value c	on a write	e. A read	returns	the curre	nt value

Refer to Table 8-3 on page 272 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		· ·			rese	erved		1	•	1	I	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1		erved	-	1 1	-			1	TAP	SMR	r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00		ware sho						•	
									patibility served ac						ed bit sl	nould be
	7:0		TAPS	MR	R/	W	0x00	GPT	TM Timer	A Presc	ale Mato	ch				
									s value is nts while				AMATCH	IR to de	tect time	er match

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved		I		I	1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	[1	rese	erved	[т т			1	r	TBP:	SMR	1	1	·]
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		TBPS	MR	R/	W	0x00	This	TM Timer value is nts while	used al	ongside	GPTMTI	BMATCI	HR to de	tect time	er match

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

GPT	M Time	erA (GF	PTMTAF	R)												
Timer Offset	0 base: 0 1 base: 0 t 0x048 RO, rese	x4003.10	000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	I		I	ſ	1	1	г I	TA	RH	[1	I	1	1	1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		I	[1	1	1 1	TA	RL	[1	I	1	1	1	'
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:16		TAR	Н	R	0	0xFFFF	If the	e GPTM	CFG is i	ster High n a 32-bi S-bit mod				read. If t	he
	15:0		TAR	L	R	0	0xFFFF	GP1	M Time	A Regis	ter Low					
								exce		ut Edge						egister , of edges

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

GP1	M Time	erB (G	РТМТВ	R)												
Time Offse	r0 base: 0 r1 base: 0 t 0x04C RO, reset	x4003.1	1000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	1	1	1 1	rese	rved	I	T	T	r I	ſ	r	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		I	1	1 1	1	1 1	ТВ	RL		Ĩ	I	1		I	'
Туре	RO	RO	RO	RO 1	RO	RO	RO	RO	RO 1	RO	RO	RO	RO	RO	RO 1	RO
Reset	1 Bit/Field	1	1 Nar	·	1 Ty	1 pe	1 Reset	1 Des	cription	1	1	1	1	1	I	I
	31:16		reser	rved	R	0	0x0000	com	patibility	with fut	ure prod	ucts, the	e of a res value of operation	a reserv	•	vide hould be
	15:0		TBI	RL	R	0	0xFFFF	GP1	rM Time	rВ						
								exce		out Edge						legister , of edges

9 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.


The Stellaris[®] Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

9.1 Block Diagram





9.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

9.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

9.4 Register Map

Table 9-1 on page 306 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	308
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	309
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	310
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	311
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	312
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	313
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	314
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	315
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	316
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	317
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	318
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	319
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	320
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	321
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	322

Table 9-1. Watchdog Timer Register Map

Offset	Name	Туре	Reset	Description	See page
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	323
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	324
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	325
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	326
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	327


Table 9-1. Watchdog Timer Register Map (continued)

9.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base Offse	0x4000. t 0x008		(WDTC	TL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	•		1		rese	erved	1	•	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	•		1	reser	ved		1	•	1		1	RESEN	INTEN
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nan	20	Ту	20	Reset	Doc	cription							
Ľ			Indi		i y	he	Reset	Des	cription							
	31:2		reser	ved	R	0	0x00	com	npatibility	with fut	ure prod	ucts, the		a reser	t. To prov ved bit sh	
	1		RES	FN	R/	W	0	Wat	chdog R	eset En	able					
	•		TLEO		10		Ū		-			ed as foll	ows:			
								Val	ue Desc	•						
								C) Disa	bled.						
								1	Enat	ole the W	/atchdog) module	reset ou	itput.		
	0		INTE	ΞN	R/	W	0	Wat	chdog Ir	nterrupt E	Enable					
									-			ed as foll	ows:			
								Val	ue Desc	cription						
								C			nt disabl hardwar		this bit i	is set, it	can only	be
								1	Intor	runt ava	nt on a hla	ad Once	anahlar	t all writ	los aro in	norod

1 Interrupt event enabled. Once enabled, all writes are ignored.

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base Offse	0x4000. t 0x010 RO, rese	0000	0.0000			,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1				1 1	rese	rved	1	r	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I		I		1 1	reserved			I	1		1	1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset E	⁰ Bit/Field	0	⁰ Nam	o ne	o Ty	o pe	0 Reset	0 Dese	0 cription	0	0	0	0	0	0	0
	31:1		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		WDTI	RIS	R	0	0		chdog R es the ra		•	tus (prior to	masking) of WD	TINTR.	

July 14, 2014

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	rese	rved	1	1	I		T	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			1 1	reserved	1	1	1	1		T	1	WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	be	Reset	Des	cription							
	31:1		reser	ved	R	С	0x00	com	patibilit	y with fut	ure prod	-	value c	of a reser	•	vide hould be
	0		WDTI	MIS	R	С	0	preserved across a read-modify-write operation. Watchdog Masked Interrupt Status								
									es the m rrupt.	asked in	terrupt s	tate (afte	er mask	ing) of th	e WDTII	NTR

Register 7: Watchdog Test (WDTTEST), offset 0x418


This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	0x4000. t 0x418	-	VDTTES	ST)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1 1		1	1	rese	rved		1	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	Ì	reserved		Î	1	STALL			Î	rese	erved	ì	Î	
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31:9		reser	ved	R	0	0x00	com	patibility	with futu	ure proc	the value lucts, the dify-write	value of	a reserv	•	ovide hould be
	8		STA	LL	R/	W	0	Wat	chdog S	tall Enab	ole					
								the	watchdo	g timer st	tops cou		ce the m	••		ebugger, restarted,
	7:0		reser	ved	R	0	0x00	com	patibility	with futu	ure proc	the value lucts, the dify-write	value of	a reserv	•	ovide should be

July 14, 2014

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	i	1 1	rese	erved		1	ĩ	r I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1				1	PI	D4	1	1	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	npatibility	with fut	ure prod	the value lucts, the dify-write	value of	a reserv	•	
	7:0		PID	4	R	0	0x00	WD	T Periph	eral ID F	Register	[7:0]				

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	erved	I	l	1	1	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			I		I PI	D5	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	WD	T Periph	eral ID F	Register[15:8]				

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID6 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID6 RO 0x00 WDT Peripheral ID Register[23:16]

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1			rese	erved		r	1	ı 1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved				'			PI	D7	I	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	C	0x00	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	7	R	С	0x00	WD	T Periph	eral ID F	Register[31:24]				

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID0 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Bit/Field Description Name Туре Reset 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID0 RO 0x05 Watchdog Peripheral ID Register[7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1				1 1	rese	erved		ſ	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								PID1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
7:0			PID1 RO		0	0x18	Wat	chdog Peripheral ID Register[15:8]								

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID2 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID2 RO 0x18 Watchdog Peripheral ID Register[23:16]

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1				т т	rese	erved		ſ	I	1	1	1	1	
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	0	0	0	U	U	0	0	U	0	0	0	0	0	U	U	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								PID3								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription								
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•		
	7:0		PID3 RO		0	0x01	Wat	chdog P	chdog Peripheral ID Register[31:24]								

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	T	T	1		1 1	rese	reserved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved							[CIDO								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	
E	Bit/Field		Name			ре	Reset	Des	Description								
31:8			reser	R	0	0x00	com	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.					•				
	7:0		CID0			0	0x0D	Wat	Watchdog PrimeCell ID Register[7:0]								

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	erved				1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1 1	rese	ſ	CI	D1	1	I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field Name		Ту	be	Reset	Des	cription									
	31:8 reserved			R	C	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:0 CID1		R	С	0xF0	Wat	Watchdog PrimeCell ID Register[15:8]										

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

71	-,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1		, ,	rese	reserved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1				1	CI	D2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field Name Type Reset						Des	cription								
	31:8		reserved			0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	7:0		CID	2	R	0	0x05	Wat	chdog Pi	rimeCell	ID Regi	ster[23:1	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T	r		r	1	rese	erved			1		1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	I						CI	D3	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field Name Type Reset						Des	cription								
31:8			reserv	ved	RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
7:0			CID	3	R	0	0xB1	Wat	chdog P	rimeCell	ID Regi	ster[31:2	4]			

10 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports three input channels, plus an internal temperature sensor. The ADC module contains four programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris ADC module provides the following features:

- Three analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of 250 thousand samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference

10.1 Block Diagram

Figure 10-1 on page 329 provides details on the internal configuration of the ADC controls and data registers.




Figure 10-1. ADC Module Block Diagram

10.2 Signal Description

The signals are analog functions for some GPIO signals. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the ADC signals. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227.

Table 10-1. ADC	Signals	(48QFP)
-----------------	---------	---------

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	3	I	Analog	Analog-to-digital converter input 2.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

10.3 Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

10.3.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 10-2 on page 330 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

 Table 10-2. Samples and FIFO Depth of Sequencers

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register, and should be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO (ADCSSFIFOn)** registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status (ADCSSFSTATn)** registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

10.3.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- Sequence prioritization
- Trigger configuration

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris devices.

10.3.2.1 Interrupts

The register configurations of the sample sequencers dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt signals, and the ADC Interrupt Status and Clear (ADCISC) register, which shows active interrupts that are enabled by the ADCIM register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC.

10.3.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

10.3.2.3 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. The external peripheral triggering sources vary by Stellaris family member, but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate** (**ADCPSSI**) register.

Care must be taken when using the "Always" trigger. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

10.3.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 350). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

10.3.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input. An internal 3 V reference is used by the converter resulting in sample values ranging from 0x000 at 0 V input to 0x3FF at 3 V input when in single-ended input mode.

10.3.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the Dn bit in the **ADCSSCTLOn** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, its corresponding value in the **ADCSSMUXn** register must be set to one of the four differential pairs, numbered 0-3. Differential

pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 10-3 on page 332). The ADC does not support other differential pairings such as analog input 0 with analog input 3. The number of differential pairs supported is dependent on the number of analog inputs (see Table 10-3 on page 332).

Table 10-3. Differential Sampling Pairs

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3

The voltage sampled in differential mode is the difference between the odd and even channels:

 ΔV (differential voltage) = V_{IN EVEN} (even channels) – V_{IN ODD} (odd channels), therefore:

- If $\Delta V = 0$, then the conversion result = 0x1FF
- If $\Delta V > 0$, then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If $\Delta V < 0$, then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of \pm 1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 10-2 on page 333 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 10-3 on page 333 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 10-4 on page 334 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.

Figure 10-2. Differential Sampling Range, $V_{IN_{ODD}}$ = 1.5 V





Figure 10-3. Differential Sampling Range, V_{IN_ODD} = 0.75 V






Figure 10-4. Differential Sampling Range, V_{IN_ODD} = 2.25 V

10.3.6 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 363).

10.3.7 Internal Temperature Sensor

The temperature sensor does not have a separate enable, since it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 10-5 on page 335.




Figure 10-5. Internal Temperature Sensor Characteristic

10.4 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

10.4.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the **RCGC0** register (see page 189).
- 2. If required by the application, reconfigure the sample sequencer priorities in the ADCSSPRI register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

10.4.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each sample sequencer should be as follows:

- 1. Ensure that the sample sequencer is disabled by writing a 0 to the corresponding ASENn bit in the **ADCACTSS** register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.

- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the ADCSSCTLn register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the ADCIM register.
- 6. Enable the sample sequencer logic by writing a 1 to the corresponding ASENn bit in the ADCACTSS register.

10.5 Register Map

Table 10-4 on page 336 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Note that the ADC module clock must be enabled before the registers can be programmed (see page 189). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	338
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	339
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	340
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	341
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	342
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	343
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	346
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	347
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	349
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	350
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	351
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	353
0x048	ADCSSFIF00	RO	-	ADC Sample Sequence Result FIFO 0	356
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	357
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	358
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	359
0x068	ADCSSFIF01	RO	-	ADC Sample Sequence Result FIFO 1	356
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	357
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	358
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	359
0x088	ADCSSFIF02	RO	-	ADC Sample Sequence Result FIFO 2	356

Table 10-4. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	357
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	361
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	362
0x0A8	ADCSSFIFO3	RO	-	ADC Sample Sequence Result FIFO 3	356
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	357
0x100	ADCTMLB	R/W	0x0000.0000	ADC Test Mode Loopback	363

Table 10-4. ADC Register Map (continued)

10.6 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1			rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1	rese	rved	1					ASEN3	ASEN2	ASEN1	ASEN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ASEN3	R/W	0	ADC SS3 Enable
				Specifies whether Sample Sequencer 3 is enabled. If set, the sample sequence logic for Sequencer 3 is active. Otherwise, the sequencer is inactive.
2	ASEN2	R/W	0	ADC SS2 Enable
				Specifies whether Sample Sequencer 2 is enabled. If set, the sample sequence logic for Sequencer 2 is active. Otherwise, the sequencer is inactive.
1	ASEN1	R/W	0	ADC SS1 Enable
				Specifies whether Sample Sequencer 1 is enabled. If set, the sample sequence logic for Sequencer 1 is active. Otherwise, the sequencer is inactive.
0	ASEN0	R/W	0	ADC SS0 Enable
				Specifies whether Sample Sequencer 0 is enabled. If set, the sample sequence logic for Sequencer 0 is active. Otherwise, the sequencer is

sequence logic for Sequencer 0 is active. Otherwise, the sequencer is inactive.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

ADC Raw Interrupt Status (ADCRIS)

INR1

INR0

RO

RO

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	1	rese	l erved	1	1	1	1	1	1	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
									_		_			-		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		1	1		res	served	I		1	•	1	INR3	INR2	INR1	INR0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:4		rese	me rved	Type Re RO 0x0			Description Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit so preserved across a read-modify-write operation.								
	3		IN	R3	R	0	0	SS3	3 Raw In	terrupt S	tatus					
								AD		3 IE bit	has con	npleted c	ample wit conversio gister.		•	ared by
	2		IN	R2	R	0	0	SS2	2 Raw In	terrupt S	tatus					

This bit is set by hardware when a sample with its respective **ADCSSCTL2** IE bit has completed conversion. This bit is cleared by setting the IN2 bit in the **ADCISC** register.

0 SS1 Raw Interrupt Status This bit is set by hardware when a sample with its respective ADCSSCTL1 IE bit has completed conversion. This bit is cle

ADCSSCTL1 IE bit has completed conversion. This bit is cleared by setting the IN1 bit in the ADCISC register.

0 SS0 Raw Interrupt Status

This bit is set by hardware when a sample with its respective **ADCSSCTL0** IE bit has completed conversion. This bit is cleared by setting the IN30 bit in the **ADCISC** register.

1

0

Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer raw interrupt signals are promoted to controller interrupts. Each raw interrupt signal can be masked independently.

Base Offse	e 0x4003.8 et 0x008	3000	sk (ADC	IM)												
туре	R/W, rese	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	r	1 1		rved			1	1	1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		served		1				MASK3	MASK2	MASK1	MASK0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x000	com	patibility	with fut	ure prod	ucts, the	of a resolution of a resolutio	a reserv		
	3		MAS	K3	R/	W	0	Whe 3 (A Whe	DCRIS r en clear,	is bit allo egister : the statu	INR3 bit) to be p	upt signa romoted quencer 3	to a con	troller in	terrupt.
	2		MAS	K2	R/	W	0		rrupt stat 2 Interrup							
								Whe	en set, thi	is bit allo			upt signa romoted			
									en clear, rrupt stat		is of Sar	nple Sec	quencer 2	2 does no	ot affect	the SS2
	1		MAS	K1	R/	W	0	SS1	Interrup	t Mask						
													upt signa romoted			
									en clear, rrupt stat		is of Sar	nple Sec	quencer '	1 does no	ot affect	the SS1
	0		MAS	K0	R/	w	0	SSC	Interrup	t Mask						
													upt signa romoted			
									en clear, rrupt stat		is of Sar	nple Sec	quencer () does no	ot affect	the SS0

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequence interrupt conditions and shows the status of controller interrupts generated by the sample sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequence nterrupts are cleared by setting the corresponding bit position. If software is polling the **ADCRIS** instead of generating interrupts, the sample sequence INR bits are still cleared via the **ADCISC** register, even if the IN bit is not set.

ADC Interrupt Status and Clear (ADCISC)

Base 0x4003.8000

Offset 0x00C Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1				1 1	rese	erved				1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ		ſ	I			res	erved		1		ſ	ſ	IN3	IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C	R/W1C 0	R/W1C 0	R/W1C 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x000	com	patibility	with futu	ure produ	ucts, the	e of a res value of e operatio	a reserv	•	
	3		INS	3	R/W	/1C	0	SS3	8 Interrup	t Status	and Cle	ar				
								MAS to th	K3 bit in ne contro	the ADC I ller.	IM regist	er are se	t in the A et, providi aring this	ng a leve	el-based	interrupt
	2		IN2	2	R/W	/1C	0	SS2	2 Interrup	t Status	and Cle	ar				
								MAS		the ADC			t in the A et, providi		-	
								This bit.	s bit is cle	eared by	writing a	a 1. Clea	aring this	bit also	clears th	e INR2
	1		IN1	l	R/W	/1C	0	SS1	Interrup	t Status	and Cle	ar				
								MAS		the ADC			t in the A et, providi		0	
								This bit.	s bit is cle	eared by	writing a	a 1. Clea	aring this	bit also	clears th	e INR1
	0		INC)	R/W	/1C	0	SSC) Interrup	t Status	and Cle	ar				
								MAS		the ADC			t in the A et, providi		0	
								This bit.	s bit is cle	eared by	writing a	a 1. Clea	aring this	bit also	clears th	e INRO

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000 Offset 0x010 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	01	1	1			20	1 1		erved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	1	1			re	eserved					•	OV3	OV2	OV1	OV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
	0	Ū	Ū	Ū	Ū	0	U U	Ū	Ū	°,	Ū	0	Ū	Ū	Ū	Ū
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x0000.000) Soft	tware sho	ould not	relv on tl	he value	e of a res	erved bit	t. To prov	vide
									npatibility served ac						ved bit sh	ould be
	3		OV	3	R/W	/1C	0	SS3	3 FIFO O	verflow						
									en set, th	•				•		
								requ	an overflo uested. V							
									oped. s bit is cle	ared by	writing a	a 1				
										-	whiting t					
	2		OV	2	R/W	/1C	0		2 FIFO O		: 6 41-	- 4 4				0 1
								hit a requ	en set, th an overflo uested. V oped.	w condi	tion whe	re the F	IFO is fu	ll and a v	write was	5
								This	s bit is cle	eared by	writing a	a 1.				
	1		OV	1	R/W	/1C	0	SS1	I FIFO O	verflow						
								Whe	en set, th	is bit spe	ecifies th	at the F	IFO for S	Sample S	Sequence	er 1 has
								requ	an overflo uested. V oped.							
								This	s bit is cle	eared by	writing a	a 1.				
	0		OV	0	R/W	/1C	0	SSC) FIFO O	verflow						
								hit a requ	en set, th an overflo uested. V oped.	w condi	tion whe	re the F	IFO is fu	Il and a v	write was	6
								This	s bit is cle	eared by	writing a	a 1.				

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000

71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ		ſ	1	r		r	1 1	reserv	ved	1	ï	1		ı	1	
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															U	
Г	15	14	13 1	12	11	10	9	8	7	6	5	4	3	2	1 1	0
T.m.	R/W	R/W	M3 R/W	R/W	R/W	R/W	M2 R/W	R/W	R/W	R/W	M1 R/W	R/W	R/W	R/W	M0 R/W	R/W
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	it/Field		Nam		Ty	ne	Reset	Desc	ription							
D			Null		, i y	pe	Reber	Dese	nption							
:	31:16		reser	ved	R	0	0x0	comp	patibility	ould not / with fut cross a r	ure prod	ucts, the	value of	a reserv		
	15:12		EM	3	R/	W	0x0	SS3	Trigger	Select						
								This	field se	lects the	trigger s	source fo	or Sampl	e Seque	ncer 3.	
								The v	alid co	onfigurati	ons for tl	his field a	are:			
								Value	e E	vent						
								0x0	С	ontroller	(default)					
								0x1	A	nalog Co	mparato	or O				
								0x2	A	nalog Co	mparato	or 1				
								0x3	R	eserved						
								0x4	E	xternal (C	GPIO PB	4)				
								0x5		mer						
										addition e GPTM					the TnOI	re bit in
								0x6	P	WM0						
									In	ne PWM I terrupt a age 474.				-		
								0x7	P	WM1						
										ne PWM WM1INT				-	ed with th	ne
								0x8	re	served						
								0x9-	0xE re	served						
								0xF	A	ways (co	ontinuous	sly samp	ole)			

Bit/Field	Name	Туре	Reset	Description	ı
11:8	EM2	R/W	0x0		er Select elects the trigger source for Sample Sequencer 2. configurations for this field are:
				Value E	Event
				0x0 C	Controller (default)
				0x1 A	Analog Comparator 0
				0x2 A	Analog Comparator 1
				0x3 F	Reserved
				0x4 E	External (GPIO PB4)
				0x5 T	Timer
					n addition, the trigger must be enabled with the TnOTE bit in he GPTMCTL register (see page 285).
				0x6 F	PWM0
				h	The PWM module 0 trigger can be configured with the PWM0 nterrupt and Trigger Enable (PWM0INTEN) register, see page 474.
				0x7 F	PWM1
					The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 474.
				0x8 r	reserved
				0x9-0xE r	reserved
				0xF A	Always (continuously sample)
7:4	EM1	R/W	0x0	SS1 Trigge	er Select
				This field se	elects the trigger source for Sample Sequencer 1.
				The valid c	configurations for this field are:
				Value E	Event
				0x0 C	Controller (default)
				0x1 A	Analog Comparator 0
				0x2 A	Analog Comparator 1
				0x3 F	Reserved
				0x4 E	External (GPIO PB4)
				0x5 T	Timer
					n addition, the trigger must be enabled with the $TnOTE$ bit in he GPTMCTL register (see page 285).
				0x6 F	PWM0
				h	The PWM module 0 trigger can be configured with the PWM0 nterrupt and Trigger Enable (PWM0INTEN) register, see bage 474.
					PWM1
					The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 474.
				0x8 r	reserved
				0x9-0xE r	reserved
				0xF A	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Descriptio	n
3:0	EM0	R/W	0x0		er Select selects the trigger source for Sample Sequencer 0. configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Analog Comparator 0
				0x2	Analog Comparator 1
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
					In addition, the trigger must be enabled with the $TnOTE$ bit in the GPTMCTL register (see page 285).
				0x6	PWM0
					The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 474.
				0x7	PWM1
					The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 474.
				0x8	reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

Base 0x4003.8000 Offset 0x018 Type R/W1C, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 Type RO																	
Type RO <		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 <td></td> <td></td> <td>T</td> <td>1</td> <td>T</td> <td>r r 1</td> <td></td> <td>, ,</td> <td>rese</td> <td>erved</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>I</td> <td>1</td> <td>1</td>			T	1	T	r r 1		, ,	rese	erved	1	1	1	1	I	1	1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Type RO RO <td>Туре</td> <td>RO</td>	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type RO <	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type RO O </td <td></td> <td>15</td> <td>14</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td>		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 <td></td> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>· ·</td> <td>res</td> <td>erved</td> <td></td> <td>1 1</td> <td></td> <td>•</td> <td>•</td> <td>UV3</td> <td>UV2</td> <td>UV1</td> <td>UV0</td>			1	1	1	· ·	res	erved		1 1		•	•	UV3	UV2	UV1	UV0
Bit/Field Name Type Reset Description 31:4 reserved RO 0x0000.000 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit should not rely on	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
31:4 reserved RO 0x0000.000 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.	E	Bit/Field		Nar	ne	Туре	е	Reset	Des	scription							
3 UV3 R/W1C 0 SS3 FIFO Underflow		31:4		reser	ved	RO) C)x0000.000	con	npatibility	with fut	ure prod	ucts, the	value of	f a reserv	•	
		3		UV	'3	R/W1	IC	0	SS	B FIFO U	nderflow	/					

When set, this bit specifies that the FIFO for Sample Sequencer 3 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.

This bit is cleared by writing a 1.

2	UV2	R/W1C	0	SS2 FIFO Underflow
				When set, this bit specifies that the FIFO for Sample Sequencer 2 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
1	UV1	R/W1C	0	SS1 FIFO Underflow
				When set, this bit specifies that the FIFO for Sample Sequencer 1 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
0	UV0	R/W1C	0	SS0 FIFO Underflow
				When set, this bit specifies that the FIFO for Sample Sequencer 0 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.

This bit is cleared by writing a 1.

Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

	R/W, res	et 0x0000	.3210													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I			[т т	rese	rved	ſ	1	1		ſ	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	S	53	rese	rved	SS	2	rese	rved	s	S1	rese	rved	S	S0
Type Reset	RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
:	31:14		reserv	ved	R	0	0x0000.0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	13:12		SS	3	R/	W	0x3	SS3	Priority							
								enco and uniq	oding of 3 is lowe	Sample est. The pped. Th	Sequent priorities	ncoded v cer 3. A p s assigne may not o	priority en d to the	ncoding sequence	of 0 is hi cers mus	ighest it be
	11:10		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	9:8		SS	2	R/	W	0x2	SS2	Priority							
								enco and uniq	oding of 3 is lowe	Sample est. The pped. Th	Sequent priorities	ncoded v cer 2. A p s assigne may not o	priority en d to the	ncoding sequenc	of 0 is hi cers mus	ighest it be
	7:6		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	5:4		SS	1	R/	W	0x1	This enco and uniq	oding of 3 is lowe	Sample est. The pped. Th	Sequeno priorities	ncoded v cer 1. A p s assigne may not e	priority en d to the	ncoding sequenc	of 0 is hi cers mus	ighest it be
	3:2		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		

ADC Sample Sequencer Priority (ADCSSPRI) Base 0x4003.8000 Offset 0x020

Bit/Field	Name	Туре	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.

Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

Base Offse	0x4003.8 t 0x028 WO, rese	3000	ampie S	equend	e milial	e (ADC	,2331)									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1	1	1	1		rese	rved	1	1	1	1	1	1	
Г уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	1		res	erved		1	•	•	1	SS3	SS2	SS1	SS0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO -	WO -	WO -	WO -
В	lit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	3		SS	3	W	0	-	Whe sequ Only	uencer is	s enable by softw	d in the	mpling o ADCAC 1 alid; a rea	rss regi	ster.		
	2		SS	2	W	0	-	Whe seq Only	uencer is	s enable by softw	d in the	mpling o ADCAC 1 alid; a rea	rss regi	ster.		
	1		SS	1	W	0	-	Whe seq Only	uencer is	s enable by softw	d in the	mpling o ADCAC T alid; a rea	FSS regi	ster.		
	0		SS	0	W	0	-	Whe sequ Only	uencer is	s enable by softw	d in the	mpling o ADCAC 1 alid; a rea	rss regi	ster.		

ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC Sample Averaging Control (ADCSAC)

Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

	t 0x030 R/W, res	et 0x0000	0.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	•	•					rese	rved	•	•	•		•	•	•
vpe	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
set																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved		<u> </u>						AVG	
′pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
в	it/Field		Nam	e	Ту	ne	Reset	Des	cription							
	31:3		reserv		R)x0000.00		•	ould not	rely on t	he value	of a res	erved bit	t. To prov	/ide
	31:3		reser					0 Soft com	ware sho patibility	with fut	rely on t ure prode ead-mod	ucts, the	value of	a reserv	•	
	31:3 2:0		reserv	ved		0 (0 Soft com pres	ware sho patibility erved ac	with futi cross a r	ure prod	ucts, the	value of	a reserv	•	
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam	ware sho patibility erved ac dware Av cifies the ples. Th	with futu cross a r veraging e amount e AVG fie	ure produ ead-mod	ucts, the dify-write ware ave be any va	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu	ware sho patibility erved ac dware Av cifies the ples. Th	with futu cross a r veraging amount e awog fie eates ur	ure produced for the produced for the product of the product of the product of the produced for the produced for the produced for the produced for the product of the produ	ucts, the dify-write ware ave be any va	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu	ware sho patibility erved ac dware Av cifies the ples. Th e of 7 cr ue Desc	with futu cross a r veraging amount e awg fie eates ur cription	ure produced for the produced for the product of the product of the product of the produced for the produced for the produced for the produced for the product of the produ	ucts, the dify-write ware ave be any va ble resu	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu Valu	ware sho patibility erved a dware A cifies the ples. Th e of 7 cr ue Desc No h	with futu cross a r veraging a amount e AVG fite eates ur cription ardware	ure produ ead-mod Control t of hardv eld can b predicta	ucts, the dify-write ware ave be any va ble resu	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu Valu 0x0	ware shu patibility erved a dware Au cifies the ples. Th e of 7 cr ue Desc No h 2x ha	with futu cross a r veraging e amount e AVG fie eates ur cription ardware ardware	Control control t of hardy eld can b predicta	ucts, the dify-write ware ave the any va ble resu hpling ipling	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu Valu 0x0 0x1	ware shu patibility erved a dware A cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha	with futu cross a r veraging a amount e AVG fie eates ur sription ardware ardware	ure produead-mod Control t of hardveld can b apredicta oversam	ucts, the dify-write ware ave e any va ble resu npling pling pling	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu Valu Valu 0x0 0x1 0x2	ware sho patibility erved a dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha 8x ha	with futures a reversion of the second secon	ure produ read-mod Control t of hardv eld can b predicta oversam oversam	ucts, the dify-write ware ave e any va ble resu npling npling npling npling	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu Valu 0x0 0x1 0x2 0x3	ware sho patibility erved a dware A cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha 8x ha 16x h	with futu cross a r veraging e amount e AVG fie eates ur cription ardware ardware ardware ardware hardware	ure produ read-moo Control t of hardv eld can b predicta oversam oversam oversam	ucts, the dify-write ware ave the any va ble resu hpling pling upling mpling	value of operation raging the alue betw	a reservon.	ved bit sl	nould b
				ved	R	0 ()x0000.00	0 Soft com pres Hard Spe sam valu Valu 0x0 0x1 0x2 0x3 0x4	ware sho patibility erved a dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha 8x ha 16x h 32x h	with futures are veraging a amount e AVG file eates ure cription ardware ardware ardware hardware	ure produ ead-moo Control t of hardweld can b apredicta oversam oversam oversam	ucts, the dify-write ware ave e any va ble resu npling upling upling mpling mpling	value of operation raging the alue betw	a reservon.	ved bit sl	nould b

Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	rese	rved	ML	JX7	rese	rved	MUX6		reserved		м	MUX5		erved	М	X4		
Type Reset	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0		
_	15	14	13	12	11	10	9	8	7	7 6		5 4		2	1	0		
	reserved		ML	ЈХЗ	rese	rved	ML	IX2	rese	reserved		MUX1		erved	МL	X0		
Type Reset	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0		
В	Bit/Field		Nam	ne	Ту	ре	Reset	Description										
:	31:30		reser	ved	R	0	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
:	29:28		MU>	/UX7 R/W			0x0	The with sam	the sam pled for correspo	ld is use ple sequ he analc	d during Jencer. I 9g-to-digi	the eight t specifie tal conve ample, a	s which rsion. Th	of the ar	nalog inp set here ir	uts is ndicates		
:	27:26		reser	ved	R	0	0	com	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv				
:	25:24		MUX	<6	R/	W	0x0	7th Sample Input Select										
								exe	The MUX6 field is used during the seventh sample of a se executed with the sample sequencer. It specifies which o inputs is sampled for the analog-to-digital conversion.						•			
:	23:22		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•			
:	21:20		MUX	<5	R/	W	0x0	6th	Sample	Input Se	lect							
				with	the sam	iple sequ	uencer. I	the sixth t specifie gital conv	s which									
	19:18		reser	reserved RO			0	Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.										

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0) Base 0x4003.8000

Offset 0x040

Bit/Field	Name	Туре	Reset	Description
17:16	MUX4	R/W	0x0	5th Sample Input Select The MUX4 field is used during the fifth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:12	MUX3	R/W	0x0	4th Sample Input Select The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	MUX2	R/W	0x0	3rd Sample Input Select The MUX72 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	MUX1	R/W	0x0	2nd Sample Input Select The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	MUX0	R/W	0x0	1st Sample Input Select The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 32-bits wide and contains information for eight possible samples.

Туре	R/W, res	et 0x0000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	8it/Field		Nam	ie	Ту	ре	Reset	Des	Description							
	31 TS7 R/W			0	8th Sample Temp Sensor Select This bit is used during the eighth sample of the sample sequence and and specifies the input source of the sample. When set, the temperature sensor is read. When clear, the input pin specified by the ADCSSMUX register is read											
	30 IE7 R/W				0	8th Sample Interrupt Enable This bit is used during the eighth sample of the sample sequence and specifies whether the raw interrupt signal (INR0 bit) is asserted at the end of the sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to a controller-level interrupt. When this bit is set, the raw interrupt is asserted. When this bit is clear, the raw interrupt is not asserted.										
	29		END7		R/	w	0	It is legal to have multiple samples within a sequence generate interrupts 8th Sample is End of Sequence The END7 bit indicates that this is the last sample of the sequence. It i possible to end the sequence on any sample position. Samples define after the sample containing a set END are not requested for conversio even though the fields may be non-zero. It is required that software writ the END bit somewhere within the sequence. (Sample Sequencer 3, which only has a single sample in the sequence, is hardwired to have the END0 bit set.)								
	28		D7		R/	W	0	8th The The "i", v doe	Sample D7 bit in correspo where the s not have	Diff Inpu dicates t onding A e paired /e a diffe	t Select that the a DCSSM inputs a erential o	inalog in UXx nibl re "2i an	put is to l ble must d 2i+1".	be differe be set to The tem	the seque entially sa the pair perature log inputs	ampled. number sensor
	27		TS	6	R/	W	0	7th		Temp Se	d. ensor Sel IS7 but u		ng the se	eventh s	ample.	

ADC Sample Sequence Control 0 (ADCSSCTL0)

Base 0x4003.8000 Offset 0x044

Bit/Field	Name	Туре	Reset	Description
26	IE6	R/W	0	7th Sample Interrupt Enable Same definition as $IE7$ but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select Same definition as ${\tt D7}$ but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable Same definition as $IE7$ but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select Same definition as $D7$ but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable Same definition as $IE7$ but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select Same definition as $D7$ but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as ${\rm TS7}$ but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as $IE7$ but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as $D7$ but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as $IE7$ but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as $END7$ but used during the third sample.

Bit/Field	Name	Туре	Reset	Description
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as D7 but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as $D7$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IEO	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as $D7$ but used during the first sample.

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

Important: This register is read-sensitive. See the register description for details.

This register contains the conversion results for samples collected with the sample sequencer (the **ADCSSFIFO0** register is used for Sample Sequencer 0, **ADCSSFIFO1** for Sequencer 1, **ADCSSFIFO2** for Sequencer 2, and **ADCSSFIFO3** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

Base 0x4003.8000 Offset 0x048 Type RO, reset -31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре RO RO RO RO RO Reset 15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 reserved DATA RO Type Reset Bit/Field Description Name Туре Reset 31:10 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9:0 DATA RO **Conversion Result Data**

Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIFO0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000

Offset 0x04C Type RO, reset 0x0000.0100

1,900	1.00,1000		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		т т		1		1	1	rese	reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved		FULL		reserved		EMPTY		I HP	TR			TP	I TR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0		
	8it/Field		Nom		т		Deast	Dee	orintion									
C	sil/Field		Nam	le	Ty	ре	Reset	Des	cription									
	31:13		reser	eserved RO 0x0		0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	12		FUL	.L	R	0	0	FIF) Full									
								Whe	When set, this bit indicates that the FIFO is currently full.									
	11:9		reser	ved	R	0	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv				
	8		EMP	TY	R	0	1	FIF) Empty									
								Whe	en set, th	nis bit ind	licates th	at the FI	FO is cu	irrently e	empty.			
	7:4		HPT	R	R	0	0x0	FIF) Head I	Pointer								
							This field contains the next entry to b				"head" p	pointer ir	idex for t	the FIFC), that is,			
	3:0		TPT	R	R	0	0x0	FIF	D Tail Po	inter								
							ntains the		t "tail" po	inter ind	ex for th	e FIFO,	that is,					

Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the ADCSSMUX0 register on page 351 for detailed bit descriptions. The ADCSSMUX1 register affects Sample Sequencer 1 and the ADCSSMUX2 register affects Sample Sequencer 2.

	t 0x060 R/W, rese	et 0x0000	0.0000													
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•				• •	rese	erved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9 8		7 6		5	4	3	2	1	0
	rese	rved	м	JX3	rese	rved	MU	X2	reser		MUX1		reserved		м	JXO
Type Reset	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
E	8it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:14	reserved RO 0x000		0x0000	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	13:12	:12 MUX3		R/	W	0x0	4th	Sample	Input Sel	lect						
	11:10		reserv	ved	R	0	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	9:8		MUX	(2	R/	W	0x0	3rd	Sample	Input Se	lect					
	7:6		reserv	ved	R	0	0	Software should not re compatibility with futur preserved across a rea			ure prod	ucts, the	value of	a reserv		
	5:4		MUX	(1	R/	W	0x0	2nd Sample Input Select								
	3:2		reserv	ved	R	0	0	Software should not rely on the value of a reserved compatibility with future products, the value of a reserved across a read-modify-write operation.				a reserv				
	1:0		MUX	(0	R/	W	0x0	0x0 1st Sample Input Select								

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1) Base 0x4003.8000 Offset 0x060

Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the ADCSSCTL0 register on page 353 for detailed bit descriptions. The ADCSSCTL1 register configures Sample Sequencer 1 and the ADCSSCTL2 register configures Sample Sequencer 2.

	t 0x064 R/W, rese	et 0x0000	0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			•					rese	rved				I				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
В	Bit/Field		Nam	ie	Type Reset			Description									
	31:16 reserved RO 0x0000		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
	15	TS3 R/W 0			Sample ⁻ ne definit				ng the fo	ourth san	nple.						
	14		IE3	3	R/W		0		4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.								
	13		END)3	R/	W	0		Sample i ne definit		•		ring the f	fourth sa	mple.		
	12		D3	i	R/	W	0		Sample I ne definit	•		ed during	g the fou	rth samp	ole.		
	11		TS	2	R/	W	0		3rd Sample Temp Sensor Select Same definition as ${\rm TS7}$ but used during the third sample.								
	10		IE2	2	R/	W	0		Sample ne definit			sed durir	ng the th	ird samp	ole.		
	9		END)2	R/	W	0		Sample i ne definit				ring the 1	third san	nple.		
	8		D2		R/	W	0		Sample ne definit			ed during	g the thir	d sample	e.		
	7 TS1 R/W 0		0	2nd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the second sample.													

Base 0x4003.8000

ADC Sample Sequence Control 1 (ADCSSCTL1)

Bit/Field	Name	Туре	Reset	Description
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as ${\ensuremath{ {\rm D7}}}$ but used during the second sample.
3	TSO	R/W	0	1st Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as ${\td}7$ but used during the first sample.

Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for a sample executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 351 for detailed bit descriptions.

	R/W, res	set 0x000	00.000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	ſ	1	1	1 1	res	erved		1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														IX0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name			Type Reset			Description							
	31:2		reser	ved	R	0	0x0000.00	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	1:0			X0	R/	W	0	1st	Sample I	nput Sel	lect					

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3) Base 0x4003.8000 Offset 0x0A0

Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSCTL0** register on page 353 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000

Offset 0x0A4 Type R/W, reset 0x0000.0002

	,																	
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		1	1	г т 1		1 1	rese	rved	I	1	1	1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	•			•	· ·	res	served		1 I		1	1	TS0	IE0	END0	D0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0		
B	8it/Field		Nan	ne	Тур	be	Reset	Des	cription									
	31:4	4 reserved RO 0x0000.000							patibility	with futu	ure prod		value of	a reserv	t. To prov ved bit sh			
	3		TS	0	R/\	N	0	1st s	Samnle ⁻	Temn Se	nsor Se	lect						
	Ū		10	0		•	0		st Sample Temp Sensor Select Same definition as ${\rm TS7}$ but used during the first sample.									
	2		IE)	R/\	N	0	1st s	Sample I	nterrupt	Enable							
									•	•		ised duri	na the fir	st samn	le			
	1		END	0	RΛ	Λ/	1		Sample i				ing the m	oroump	10.			
	I		EINL	00	K/\	/v	I		•		•			- ·				
								San	ne definit	tion as E	ND7 but	used du	ring the f	first sam	ple.			
								Sinc	e this se	equence	r has on	ly one er	ntry, this I	bit must	be set.			
	0		DC)	R/\	N	0	1st S	Sample I	Diff Input	t Select							
								Sam	ne definit	tion as D	7 but us	ed during	g the firs	t sample	e.			
													-					

Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

	et 0x100 R/W, res	et 0x000	0.0000													
	31	30	29	28	27	26	25	24 2	23	22	21	20	19	18	17	16
				•		•	• •	reserved	·		•	•		•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		8O 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•		•	•••	reserved	•		•	•		•	•	LB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		8O 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Descript	tion							
	31:1		reserved RO 0x0000.000 Software should not rely on the value of a re compatibility with future products, the value of preserved across a read-modify-write operation									value of	a reserv			
	0		LB	}	R/	w	0	Loopba	ck Mo	de En	able					
								on input	and samp	unique le data	oopback v numberi a, but inst	ng. The	ADCSSI	FIFOn re	gisters c	lo not
								Bit/Field	d Nar	ne	Descript	tion				
								9:6	CN	т	Continu					
											Continue and cou helps pre	nts each	sample	as it pro	cessed.	This
								5	СО	NT	Continua	ation Sa	mple Ind	icator		
											sample. run bacł	For exa	ites that mple, if t t, this ind y sampli	wo sequ licates th	encers v at the co	vere to
								4	DIF	F	Differen	tial Sam	ole Indica	ator		
											When se sample.	et, indica	ites that	this is a	differenti	ial
								3	TS		Temp Se	ensor Sa	mple Inc	licator		
											When se sensor s		ites that	this is a	tempera	ture
								2:0	MU	х	Analog I	nput Ind	icator			
											Indicate	s which a	analog ir	nput is to	be sam	pled.

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100


11 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Fully programmable 16C550-type UART
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.25 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation

11.1 Block Diagram

Figure 11-1. UART Module Block Diagram



11.2 Signal Description

Table 11-1 on page 365 lists the external signals of the UART module and describes the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the UORx and UOTx pins which default to the UART function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 246) should be set to choose the UART function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227.

Table 11-1	. UART	Signals	(48QFP)
10.010 11 1		0.g	(

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
UORx	17	I	TTL	UART module 0 receive.
UOTx	18	0	TTL	UART module 0 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

11.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (UARTCTL) register (see page 381). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in UARTCTL. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

11.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 on page 366 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 11-2. UART Character Frame



11.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 377) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 378). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 379), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

11.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 375) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 366).

The start bit is valid and recognized if UnRx is still low on the eighth cycle of Baud16, otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

11.3.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 371). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 379).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 375) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 383). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

11.3.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 388).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 385) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 387).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 389).

The receive interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level, the RXRIS bit is set. The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt by writing a 1 to the RXIC bit.
- If the FIFOs are disabled (have a depth of one location) and data is received thereby filling the location, the RXRIS bit is set. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt by writing a 1 to the RXIC bit.

The transmit interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the transmit FIFO progresses through the programmed trigger level, the TXRIS bit is set. The transmit interrupt is based on a transition through level, therefore the FIFO must be written past the programmed trigger level otherwise no further transmit interrupts will be generated. The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt by writing a 1 to the TXIC bit.
- If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitters single location, the TXRIS bit is set. It is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt by writing a 1 to the TXIC bit.

11.3.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 381). In loopback mode, data transmitted on UnTx is received on the UnRx input.

11.4 Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UART0 bit in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 366, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 377) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 378) is calculated by the equation:

UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the UARTCTL register.

11.5 Register Map

Table 11-2 on page 370 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

■ UART0: 0x4000.C000

Note that the UART module clock must be enabled before the registers can be programmed (see page 195). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 381) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	371
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	373
0x018	UARTFR	RO	0x0000.0090	UART Flag	375
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	377
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	378
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	379
0x030	UARTCTL	R/W	0x0000.0300	UART Control	381
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	383
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	385
0x03C	UARTRIS	RO	0x0000.0000	UART Raw Interrupt Status	387
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	388
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	389
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	391
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	392
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	393
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	394
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	395
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	396
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	397
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	398
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	399
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	400
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	401
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	402

Table 11-2. UART Register Map

11.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

Important: This register is read-sensitive. See the register description for details.

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

Offset	Γ0 base: 0 t 0x000 R/W, rese																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ	1		i î				1 1	rese	rved					1	1	·			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	1	rese	rved		OE	BE	PE	FE				DA	TA	1	1	'			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
В	lit/Field		Nam	ie	Ту	ре	Reset	Des	cription										
	31:12 reserved RO 0 Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved b preserved across a read-modify-write operation. 11 OE RO 0 UART Overrun Error																		
	11		OE		R	0	0				efined as	follows:							
								Valu	ue Desc	ription									
								0	Ther	e has be	en no da	ata loss o	due to a	FIFO ov	errun.				
								1	New data		s receive	ed when	the FIFC) was ful	ll, resultii	ng in			
	10		BE		R	0	0	UAF	RT Break	Error									
									UART Break Error This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.										

UART Data (UARTDR)

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Reads

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000

Offset 0x004 Type RO, reset 0x0000.0000

iype	110, 1636	. 0.0000																		
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	1		1	1	· ·		1 1	rese	erved	1		1			1	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			•			res	erved					•	OE	BE	PE	FE				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Reset	U	0	U	U	0	0	U	0	0	U	0	0	0	0	U	U				
B	Bit/Field Name Type Reset									Description										
	31:4		reser	ved	R	0	0	com	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.											
	3		OE	Ξ	R	0	0	UAF	UART Overrun Error											
									en this bi s bit is cle		-) is alrea	dy full.				
								the	FIFO co FIFO is f CPU mu	ull, only	the cont	ents of th	ne shift r	egister a	ire overv					
	2		BE	E	R	0	0	UAF	RT Break	Error										
This bit is set to 1 w the received data in										This bit is set to 1 when a break condition is detected, indicating that he received data input was held Low for longer than a full-word ransmission time (defined as start, data, parity, and stop bits).										
								This bit is cleared to 0 by a write to UARTECR .												
								the FIF	IFO mod FIFO. Wi O. The ne s to a 1 (nen a bre ext chara	eak occu acter is o	irs, only o only enat	one 0 ch bled aftei	aracter is	s loaded eive data	into the a input				

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Writes

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						1	'
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1	rese	rved		1 1		DATA							
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field			Nam	ne	Туре		Reset	Des	Description							
31:8			reserved		W	C		com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0 DATA WO 0			0	Erro	or Clear										

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART Offset	CT Flag 0 base: 0 t 0x018 RO, reset	x4000.C	000													
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved			•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:8		reser	ved	R	C	0	com	patibility	with futu	ure prod	ucts, the		a reser	it. To prov ved bit sh	
	7		TXF	E	R	C	1	The UAF If the regis	meaning RTLCRH e FIFO is ster is er	register disableo npty.	bit deper	0), this t	oit is set v	vhen the	EN bit in t e transmit he transn	holding
	6		RXF	F	R	C	0	The UAF If the is fu	UART Receive FIFO Full The meaning of this bit depends on the state of the FEN b UARTLCRH register. If the FIFO is disabled, this bit is set when the receive hol is full. If the FIFO is enabled, this bit is set when the receive FIF							register
	5		TXF	F	R	C	0	UART Transmit FIFO Full The meaning of this bit depends on the state of the FEN bit in UARTLCRH register. If the FIFO is disabled, this bit is set when the transmit holdir is full. If the FIFO is enabled, this bit is set when the transmit FIFO							it holding	register
	4		RXF	E	R	C	1	The UAF If the is er	meaning RTLCRH e FIFO is npty.	register s disable	bit deper	it is set v	vhen the	receive	EN bit in t holding FIFO is e	egister

Bit/Field	Name	Туре	Reset	Description
3	BUSY	RO	0	UART Busy When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 366 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

Offset 0x024 Type R/W, reset 0x0000.0000

• •																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	rese	erved	1	• •		1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1			1	DI∖	/INT	1	1	1	1 1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	15:0		DIVI	NT	R/	W	0x0000	Inte	ger Bau	d-Rate D	ivisor					

Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 366 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD) UART0 base: 0x4000.C000

Offset 0x028

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		resei	ved			1 I				DIVF	RAC	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	be	Reset	Des	Description							
	31:6		cc				com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•		
	5:0		DIVFF	RAC	R/	N	0x000	Fractional Baud-Rate Divisor								

Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								rese	erved		•	•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
116361								8 7 6 5 4 3 2 1 SPS WLEN FEN STP2 EPS PEN RO R/W R/W </td									
Г	15	14	13	12	11	10	9	8	1		1		1		1	0	
l				rese	L											BRK	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0									R/W 0	
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:8		reser	ved	R	0	0	Soft	ware sh	ould not	relv on t	he value	of a res	erved bit	. To prov	/ide	
	0.110		compatibility with future products, the value														
	preserved across a read-modify-write oper												operatio	on.			
	7		SPS R/W 0 UART Stick Parity Select														
						R/W 0 UART Stick Parity Select When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is											
									checked ty bit is t				7 are se	et and 2 i	s cleare	d, the	
									-				as a 1. s disable	Ч			
								VVIIC			eu, siich	c panty is		u.			
	6:5		WLE	EN	R/	W	0	UAF	RT Word	Length							
									bits indi ne as foll		number	of data I	bits trans	mitted o	r receive	ed in a	
								Val	ue Desc	ription							
								0x	3 8 bits	6							
								0x	2 7 bits	6							
								0x	1 6 bits	6							
								0x	0 5 bits	s (defaul	t)						
	4		FEI	N	R/	W	0	UAF	RT Enab	e FIFOs							
								lf thi moc		et to 1, tra	ansmit a	nd receiv	ve FIFO b	ouffers ar	e enable	ed (FIFO	
													ed (Chara	acter mo	de). The	FIFOs	
								bec	ome 1-b	/te-deep	holding	register	S.				
	3		STF	2	R/	W	0	UAF	RT Two S	Stop Bits	Select						
													transmitt				
								The	receive	logic do	es not ch	neck for	two stop	bits bein	ig receiv	ed.	

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
 - **1.** Disable the UART.
 - 2. Wait for the end of transmission or reception of the current character.
 - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
 - **4.** Reprogram the control register.
 - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 Offset 0x030

Type R/W,	reset 0x0000.0300

туре	R/W, 1850		0.0300													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		1	1 1	rese	rved	1	1	1	1	I	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	erved	1		RXE	TXE	LBE		1	rese	erved	1	1	UARTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	Sit/Field Name Type Reset Description 31:10 reserved RO 0 Software shoul compatibility with preserved across										ure prod	ucts, the	value of	a reserv	•	
	9		RX	E	R/	W	1	UAF	RT Rece	ive Enab	le					
								the	UART is	set to 1, t disabled efore stop	l in the m					d. When e current
								Not	e: T	o enable	receptio	n, the UA	ARTEN bi	t must al	so be s	et.
	8		ТХІ	E	R/	W	1	UAF	RT Trans	smit Enal	ble					
								If this bit is set to 1, the transmit section of the UART is e the UART is disabled in the middle of a transmission, it o current character before stopping.								
								Not	e: To	o enable	transmis	sion, the	UARTEI	v bit mus	st also b	e set.

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UARTEN	R/W	0	UART Enable If this bit is set to 1, the UART is enabled. When the UART is disabled
				in the middle of transmission or reception, it completes the current character before stopping.

Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

Offse	T0 base: (t 0x034 R/W, rese				,	,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		1				1 1	rese	rved	1			1	l	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset																
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
					rese	rved						RXIFLSEL	1		TXIFLSEL	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
Resel	0	U	0	0	0	0	0	U	U	0	0	1	0	0	1	0
E	Bit/Field 31:6		Nam		Ty R		Reset 0x00		cription	nould not	roly on t	ho voluo	of a roa	anvad bit		vido
	51.0		lesen	leu	ĸ	0	0,000	com	patibilit	y with futu across a r	ure prod	ucts, the	value of	a reserv		
	5:3		RXIFL	SEL	R/	W	0x2	UAF	RT Rece	eive Interr	upt FIFC	D Level S	Select			
								The	trigger	points for	the rece	eive inter	rupt are	as follov	vs:	
								Va	lue D	escription	ı					
								0x0	R	X FIFO ≥	⅓ full					
								0x1	R	X FIFO ≥	¼ full					
								0x2	R	X FIFO ≥	½ full (d	lefault)				
								0x3	R	X FIFO ≥	¾ full					
								0x4	R	X FIFO ≥	7∕a full					
								0x5	-0x7 R	eserved						

UART Interrupt FIFO Level Select (UARTIFLS)

Bit/Field	Name	Туре	Reset	Description	
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows	s:
				Value Description	
				0x0 TX FIFO ≤ ¼ empty	
				0x1 TX FIFO ≤ ¾ empty	
				0x2 TX FIFO $\leq \frac{1}{2}$ empty (default)	
				0x3 TX FIFO ≤ ¼ empty	
				0x4 TX FIFO ≤ ¼ empty	
				0x5-0x7 Reserved	

Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

UART Interrupt Mask (UARTIM)

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART0 base: 0x4000.C000 Offset 0x038 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 9 8 7 6 5 3 2 0 14 11 4 1 OEIM FEIM RTIM reserved BEIM PEIM TXIM RXIM reserved R/W R/W R/W R/W R/W R/W R/W RO RO RO RO RO RO RO RO RO Туре 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type 0x00 31:11 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 OEIM R/W 0 UART Overrun Error Interrupt Mask On a read, the current mask for the OEIM interrupt is returned. Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller. BEIM 9 R/W 0 UART Break Error Interrupt Mask On a read, the current mask for the BEIM interrupt is returned. Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller. PEIM R/W 8 0 UART Parity Error Interrupt Mask On a read, the current mask for the PEIM interrupt is returned. Setting this bit to 1 promotes the PEIM interrupt to the interrupt controller. 7 FEIM R/W 0 UART Framing Error Interrupt Mask On a read, the current mask for the FEIM interrupt is returned. Setting this bit to 1 promotes the FEIM interrupt to the interrupt controller. RTIM R/W 0 6 UART Receive Time-Out Interrupt Mask On a read, the current mask for the RTIM interrupt is returned. Setting this bit to 1 promotes the RTIM interrupt to the interrupt controller. 5 TXIM R/W 0 **UART Transmit Interrupt Mask** On a read, the current mask for the TXIM interrupt is returned. Setting this bit to 1 promotes the TXIM interrupt to the interrupt controller. **RXIM** R/W 0 **UART Receive Interrupt Mask** 4 On a read, the current mask for the RXIM interrupt is returned. Setting this bit to 1 promotes the RXIM interrupt to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The UARTRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 Offset 0x03C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	I	rese	rved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
4	RXRIS	RO	0	UART Receive Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	[1			rese	rved						ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	1	rese	rved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status Gives the masked interrupt state of this interrupt.
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status Gives the masked interrupt state of this interrupt.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status Gives the masked interrupt state of this interrupt.
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

Offset	0 base: 0 0x044 W1C, res															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•					rese	rved		•	•				
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	erved	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:11		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
10 OEIC W1C 0 Overrun Error Interrupt Clear The OEIC values are defined as follows:																
Value Description0 No effect on the interrupt.1 Clears interrupt.																
	9		BEI	С	W	1C	0		ak Error BEIC Va			l as follo	ws:			
								Valu	ue Desc	ription						
								0	No e	ffect on	the inter	rupt.				
								1	Clea	rs interru	upt.					
	8		PEI	С	W	1C	0		ty Error							
											e defined	as follo	NS:			
								Valı 0	ue Desc	•	the inter	runt				
								1		rs interru		iupi.				
	7		FEI	С	W	1C	0	Frar	ning Erro	or Interru	upt Clear	r				
								The	FEIC Va	alues are	e defined	as follo	WS:			
								Valu	ue Desc	ription						
								0			the inter	rupt.				
								1	Clea	rs interru	upt.					

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows:
				Value Description0 No effect on the interrupt.1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved	1		1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved							PII	D4		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-)://F: - -		N		т		Deset	Dee								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8 reserved			ved	R	0	0x00	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv		
	7:0		PID	4	R	0	0x0000	UAF	RT Perip	heral ID	Register	[7:0]				
								Can	be used	d by softw	vare to i	dentify th	e prese	nce of th	is periph	neral.

Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		T		· · · ·		т г	rese	rved	I				1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1					I Pl	D5	I	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8	reserved RO 0x0						com	patibility	with futu	ure prod	he value ucts, the lify-write	value of	a reserv	•	
	7:0		PID	5	R	0	0x0000								ieral.	

Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					PI	D6	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-			-								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	6	R	0	0x0000	 preserved across a read-modify-write operation. UART Peripheral ID Register[23:16] Can be used by software to identify the presence of this peripheral. 								

Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· · · · ·		т т	rese	rved	T	1				1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					1	I	PI	I D7 I	I	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0	com	patibility	ould not / with fut cross a r	a reserv	•				
	7:0		PID	7	R	0	0x0000									ieral.

Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		 		т т	rese	rved	1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1			1		PI	I D0 I	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
E	Bit/Field		Nam	ie	Ty	pe	Reset	Des	cription							
	31:8					0x00	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•		
	7:0						•	heral ID d by soft	0		ie prese	nce of th	is peript	neral.		

Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	r r		r r	rese	rved	1	r				1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		т т			1	ı	I PI	D1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Тур	ре	Reset	Des	cription							
	31:8		reser	ved	R	С	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	7:0		PIC	1	R	С	0x00	UART Peripheral ID Register[15:8] Can be used by software to identify the presence of this periphe							neral.	

Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	, ,				1 1	rese	rved	1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									U						0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved					1		PI	52	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	ould not with futu cross a r	ire prodi	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x18		•	heral ID d by softw	0		e prese	nce of th	iis periph	ieral.

Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	r	· · ·		т г	rese	rved	1				1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		<u>т</u> т			1		I PII	03	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nan	ne	Туј	ре	Reset	Des	cription							
	31:8		reser	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reser	•	
	7:0		PID	3	R	С	0x01		•	heral ID d by soft	0	[31:24] dentify th	e prese	nce of th	nis peript	ieral.

Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1					rese	rved					1		
Type Reset	RO	RO	RO 0	RO 0	RO	RO 0	RO	RO	RO 0	RO	RO 0	RO	RO	RO	RO 0	RO
Resei	0	0			0		0	0	0	0	0	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved							CI	0	1	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility		ure produ	ucts, the	value of	erved bit f a reserv on.	•	
	7:0		CID	0	R	0	0x0D			Cell ID F	0.	-	eriphera	al identific	cation sy	stem.

Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1			ſ	1 1	rese	erved	1				1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	4	0
	15	14 I	1.3					0		0	5			2	ı I	
				rese	rved							CI	J1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 1	RO 1	RO	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0		1	1	I	0	0	0	0
	Bit/Field		Nam		Ty	20	Reset	Doc	cription							
L			Indii		ı y	þe	Resei	Des	cription							
	31:8		reserv	/ed	R	0	0x00	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	vide
										with futu cross a r	•	-		f a reserv	ed bit sh	ould be
								pice		51035 4 1		iny-write	operation	011.		
	7:0		CID	1	R	0	0xF0	UAF	RT Prime	Cell ID F	Register[15:8]				
								Provides software a standard cross-peripheral identification system.								

Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved			•				CI	D2	•	•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00		ware sho						•	
									patibility served ac		•	-			ved bit sh	nould be
	7:0		CID	2	R	0	0x05	UAF	RT Prime	Cell ID F	Register[23:16]				
				0.22				Provides software a standard cross-peripheral identification system.								

Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved	1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved					1		CII	53		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	ould not / with futu cross a r	ure prod	ucts, the	value of	a reser	•	
	7:0		CID	3	R	0	0xB1			eCell ID F ftware a	•		eriphera	l identifi	cation sy	stem.


12 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

12.1 Block Diagram





12.2 Signal Description

Table 12-1 on page 404 lists the external signals of the SSI module and describes the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals

at reset., with the exception of the SSIOClk, SSIOFss, SSIORx, and SSIOTx pins which default to the SSI function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 246) should be set to choose the SSI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	I	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

12.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

12.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 1.5 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 423). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 416).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 510 to view SSI timing parameters.

12.3.2 FIFO Operation

12.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 420), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was

enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt when the FIFO is empty.

12.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

12.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 424). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 426 and page 427, respectively).

12.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

12.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 on page 406 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.




Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 12-3 on page 407 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.




Figure 12-3. TI Synchronous Serial Frame Format (Continuous Transfer)

12.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSICIk pin. If the SPO bit is High, a steady state High value is placed on the SSICIk pin when data is not being transferred.


SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

12.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 on page 407 and Figure 12-5 on page 408.








Figure 12-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

12.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6 on page 409, which covers both single and continuous transfers.




Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 on page 409 and Figure 12-8 on page 410.




Figure 12-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0




Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

12.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9 on page 411, which covers both single and continuous transfers.




Figure 12-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSIClk period after the last bit has been captured.


For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.3.4.7 MICROWIRE Frame Format

Figure 12-10 on page 411 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 on page 412 shows the same format when back-to-back frames are transmitted.

Figure 12-10. MICROWIRE Frame Format (Single Frame)



MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 12-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 on page 413 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 12-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

12.4 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the **RCGC1** register. For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.
- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

Master operation

- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))1x10^{6} = 20x10^{6} / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

12.5 Register Map

Table 12-2 on page 414 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 195). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 12-2. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	416
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	418
0x008	SSIDR	R/W	0x0000.0000	SSI Data	420
0x00C	SSISR	RO	0x0000.0003	SSI Status	421
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	423
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	424
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	426
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	427

Offset	Name	Туре	Reset	Description	See page
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	428
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	429
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	430
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	431
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	432
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	433
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	434
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	435
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	436
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	437
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	438
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	439
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	440

 Table 12-2. SSI Register Map (continued)

12.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

Offset	t 0x000	4000.800 et 0x0000															
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			-			-			rved	-	-		- I	-	-	-	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ſ		ı –	I	SC	CR	1	1 1		SPH	SPO	F	I RF		D	I SS	1	
rpe set	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription								
:	31:16		reser	ved	R	0	0x00	com	patibility	with futu	ure prod		value of	a reserv	t. To prov ved bit sh		
	15:8		SC	२	R/	W	0x0000	The	value S	lock Rate CR is use bit rate	ed to ger	nerate the	e transm	iit and re	ceive bit	rate o	
								whe	re CPSD	vsr i s a	n even v		n 2-254		med in tl	he	
							0	SSICPSR register, and SCR is a value from 0-255.									
	7		SPI	W	0	SSI Serial Clock Phase This bit is only applicable to the Freescale SPI Format.											
								The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.									
												•			c edge tra transitio		
	6		SPO	С	R/	W	0	SSI	Serial C	lock Pola	arity						
								This	bit is or	ly applic	able to t	he Frees	scale SP	I Format	t.		
When the SPO bit is 0, it produces a steady state L SSICIk pin. If SPO is 1, a steady state High value SSICIk pin when data is not being transferred.							alue is p										
	5:4		FR	F	R/	W	0x0		SSI Frame Format Select The FRF values are defined as follows:								
												as ioliow	5.				
										e Forma		_					
										scale SF			с <i>і</i>	. –	- .		
								0x				nchrono	us Seria	I Frame	⊦ormat		
								0x2 MICROWIRE Frame Format 0x3 Reserved									

Bit/Field	Name	Туре	Reset	Description
3:0	DSS	R/W	0x00	SSI Data Size Select The DSS values are defined as follows:
				ValueData Size0x0-0x2Reserved0x34-bit data0x45-bit data0x56-bit data0x67-bit data0x78-bit data0x89-bit data0x910-bit data0xA11-bit data0xB12-bit data0xC13-bit data
				0xD 14-bit data 0xE 15-bit data 0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		1	1 1	rese	rved		1	1		1	1	1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		1	1	1	r	i i erved				1	i	SOD	MS	SSE	LBM
/pe	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the		a reserv	t. To prov ved bit sł	
	3		SO	D	R/	W	0	SSI	Slave M	ode Out	put Disa	ble				
								slav the s coul	es in the serial out d be tiec	system put line. togethe	while en In such s er. To ope	suring th systems, erate in s	at only o the TXD such a sy	ne slave lines froi	a messa drives d m multipl e SOD bi	ata or e slav t can
									SOD val						, i i i i pini	
								The	-	ues are					,	
								The	SOD val	ues are	defined a	as follow				
								The Valu	SOD val ue Desc SSI c	ues are ription an drive	defined a	as follow output ir	s:	Dutput m	iode.	
	2		MS	8	R/	w	0	The Valu 0 1	SOD val ue Desc SSI c	ues are ription can drive nust not	defined a SSITx drive the	as follow output ir	s: ı Slave C	Dutput m	iode.	
	2		MS	3	R	W	0	The Valu 0 1 SSI This	SOD val ue Desc SSI c SSI r Master/S	ues are ription can drive nust not Slave Se cts Mast	defined a SSITx drive the elect er or Sla	as follow output ir e SSITx	s: i Slave C output ii	Dutput m n Slave i	iode.	
	2		MS	3	R/	W	0	The Valu 0 1 SSI This SSI	SOD val ue Desc SSI c SSI r Master/S	ues are ription can drive nust not Slave Se cts Mast ed (SSE	defined a ssitx drive the elect er or Sla =0).	as follow output ir e SSITx ve mode	s: I Slave C output in e and car	Dutput m n Slave i	node. mode.	
	2		MS	3	R	w	0	The Valu 0 1 SSI SSI The	SOD val ue Desc SSI o SSI o SSI n Master/S bit selectis disabl	ues are o ription can drive nust not Slave Se cts Mast ed (SSE es are do	defined a ssitx drive the elect er or Sla =0).	as follow output ir e SSITx ve mode	s: I Slave C output in e and car	Dutput m n Slave i	node. mode.	
	2		MS	5	R/	W	0	The Valu 0 1 SSI SSI The	SOD val ue Desc SSI o SSI r Master/S bit sele is disabl MS value	ues are o ription can drive nust not Slave Se cts Mast ed (SSE es are do ription	defined a ssitx drive the elect er or Sla =0).	as follow output ir e SSITx ve mode	s: output ir e and car	Dutput m n Slave i	node. mode.	

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable Setting this bit enables SSI operation. The SSE values are defined as follows: Value Description 0 SSI operation disabled.
0	LBM	R/W	0	 SSI operation enabled. Note: This bit must be set to 0 before any control registers are reprogrammed. SSI Loopback Mode Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows: Value Description

- 0 Normal serial port operation enabled.
- 1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR) SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved						1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W														1	
Туре																R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	51 · · · · · · · · · · · · · · · · · · ·							Soft com	cription ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	15:0		DAT	A	R/	W	0x0000	A re	Receive ad opera smit FIF	ation rea		eceive FI	FO. A w	rite oper	ation wr	tes the

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI0 Offse	base: 0x et 0x00C	(SSISF 4000.800	0													
Туре	RO, rese	et 0x0000. 30	.0003 29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1			1 1		T erved	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1	1	1		reserved	і і		ı	1	1	BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:5		reser	ved	R	0	0x00	com	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	4		BS'	Y	R	0	0		Busy Bi BSY val		defined	as follow	s:			
								Val C 1	SSI i	s idle.		mitting a empty.	nd/or rec	eiving a	frame, c	or the
	3		RF	F	R	0	0	The	ue Desc) Rece	ues are o	defined a	as follow [:] ull.	s:			
	2		RN	E	R	0	0	The	ue Desc) Rece	ues are o	defined D is emp	as follow ty.	s:			
	1		TN	F	R	0	1	The	ue Desc) Tran	ues are o	defined : O is full.		s:			

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The $\ensuremath{\mathtt{TFE}}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

Offse	et 0x010	4000.800 et 0x0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	r r		1 1	rese	rved	1	I	ï		ſ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		, ,			I		CPSI	DVSR		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Тур	e	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•	
	7:0		CPSD	VSR	R/\	N	0x00	SSI	Clock P	rescale [Divisor					
										ustbea ssiclk						on the

SSI Clock Prescale (SSICPSR)

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

base: 0x4 et 0x014	4000.800	00)												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1					rese	rved		1	1		1	1	'
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0				0	0	0				0	0
15	14	13	12	11	10	9	8	7	6	5	4	1	r	1	0
_															RORIM
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
31:4		reserv	ved	R	0	patibility	with fut	ure produ	ucts, the	value of	a reserv				
3		TXI	N	R/	W	0				•		WS:			
							0	TX F	IFO half						
2		RXI	М	R/	W	0	SSI	Receive	FIFO In	terrupt N	lask				
-		1011				C C				•		ws:			
							Val	ue Desc	ription						
							0	RX F	IFO half	-full or m	nore con	dition int	errupt is	masked	l.
							1	RX F	IFO half	-full or m	nore con	dition int	errupt is	not mas	sked.
1		RTI	М	R/	W	0	SSI	Receive	Time-O	ut Interru	upt Mask	í.			
	The RTIM values are defined as follows:														
							Val	ue Desc	ription						
							0	RX F	IFO time	e-out inte	errupt is	masked.			
							1	RX F	IFO time	e-out inte	errupt is	not masl	ked.		
	base: 0x4 t 0x014 R/W, resu 31 RO 0 15 RO 0 31:4 3 3 2	base: 0x4000.800 t 0x014 R/W, reset 0x000 31 30 RO RO 0 0 15 14 RO RO 0 0 Bit/Field 31:4 3	base: 0x4000.8000 t 0x014 R/W, reset 0x0000.0000 31 30 29 RO RO RO 0 0 0 15 14 13 RO RO RO 0 0 0 31:4 reserved 3 TXII 2 RXII	at 0x014 RW, reset 0x0000.0000 31 30 29 28 RO RO RO RO 15 14 13 12 RO RO RO RO 0 0 0 0 15 14 13 12 RO RO RO RO 0 0 0 0 31:4 reserved 3 TXIM 2 RXIM	base: 0x4000.8000 t 0x014 R/W, reset 0x0000.0000 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO 0 0 0 0 0 8it/Field Name Ty 31:4 reserved R 3 TXIM R/	base: 0x4000.8000 t 0x014 R/W, reset 0x0000.0000 31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 Freshold RO RO RO RO RO 0 0 0 0 0 0 0 8it/Field Name Type 31:4 reserved RO 3 TXIM R/W	base: 0x4000.8000 t 0x014 RWV, reset 0x0000.0000 31 30 29 28 27 26 25 RO RO RO RO RO RO RO O 15 14 13 12 11 10 9 RO RO RO RO RO RO RO O 15 14 13 12 11 10 9 RO RO RO RO RO RO O 15 14 13 12 11 0 9 RO RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 15 14 13 12 11 0 9 RO RO RO RO RO RO O 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 16 RO RO RO RO O 17 10 0 0 0 0 0 0 17 10 0 0 18 RO RO RO RO RO RO RO O 18 RO RO RO RO RO RO RO RO O 19 10 0 0 0 0 0 0 19 10 0 0 0 0 0 10 0 0 0 0 10 0 0 0 0 10 0 0 0 10 0 0 0 10 0 0 0 10 0 0 10 0 0 0 10 0 0 10 0 0 10 0 0 10 0 0 10	base: 0x4000.8000 t 0x014 RW, reset 0x0000.0000 31 30 29 28 27 26 25 24 reset RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 8it/Field Name Type Reset Des 31:4 reserved RO 0x00 Soft com pres 3 TXIM R/W 0 SSI The Value 1 RTIM R/W 0 SSI 1 RTIM R/W	base: 0x4000.8000 t 0x014 RW, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description 31:4 reserved RO 0x00 Software sho compatibility preserved at 3 TXIM R/W 0 SSI Transmi The TXIM va Value Desc 0 TX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F	base: 0x4000.8000 t 0x014 RW, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 reserved RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 8it/Field Name Type Reset Description 31:4 reserved RO 0x00 Software should not compatibility with fut preserved across a r 3 TXIM R/W 0 SSI Transmit FIFO In The TXIM values are Value Description 2 RXIM R/W 0 SSI Receive FIFO In The RXIM values are Value Description 0 RX FIFO half 1 RTIM R/W 0 SSI Receive Time-O The RXIM values are Value Description 0 RX FIFO half 1 RTIM R/W 0 SSI Receive Time-O The RXIM values are Value Description 0 RX FIFO half 1 RTIM R/W 0 SSI Receive Time-O The RXIM values are Value Description 0 RX FIFO half	base: 0x4000.8000 0x000 31 30 29 28 27 26 25 24 23 22 21 RO RO	Dase: Correction Correction </td <td>base: tox000.8000 tox014 TW, reserved 0000.0000 1 30 29 28 27 28 25 24 23 22 21 20 19 reserved RO RO R</td> <td>Base: 0x4000.8000 two1id RW, reset 0x0000.0000 29 28 27 26 25 24 23 22 21 20 19 18 RO RO</td> <td>14 30 29 28 27 26 25 24 23 22 21 20 19 18 17 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 16 16 17 12 11 10 9 8 7 6 5 4 3 2 1 16 16 16 16 14 13 12 11 17 17 17 17 16 17 16 17 17 17 16</td>	base: tox000.8000 tox014 TW, reserved 0000.0000 1 30 29 28 27 28 25 24 23 22 21 20 19 reserved RO RO R	Base: 0x4000.8000 two1id RW, reset 0x0000.0000 29 28 27 26 25 24 23 22 21 20 19 18 RO RO	14 30 29 28 27 26 25 24 23 22 21 20 19 18 17 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 16 16 17 12 11 10 9 8 7 6 5 4 3 2 1 16 16 16 16 14 13 12 11 17 17 17 17 16 17 16 17 17 17 16

0 RX FIFO overrun interrupt is masked. RX FIFO overrun interrupt is not masked.

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description

1

SSI Raw Interrupt Status (SSIRIS)

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

Offse	base: 0x t 0x018 RO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	T	r	, , , , , , , , , , , , , , , , , , ,		1 1		erved		r	1	1 I		1	
Туре	RO 0	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	I	, ,	res	erved				1	1	TXRIS	RXRIS	RTRIS	RORRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
B	Bit/Field 31:4		Nan reser		Tyj R(Reset 0x00	Soft corr	scription tware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	3 TXRIS		IS	R	C	1		Transmi cates tha			•		or less, v	when se	t.	
	2 RXRIS		IS	R	С	0		Receive cates that			•		nore, whe	en set.		
	1		RTR	IS	R	С	0		Receive cates that			•		ed, when	set.	
	0 RORRIS			RIS	R	C	0		Receive cates that			•		d, when	set.	

July 14, 2014

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	T	1	1		ſ	rese	rved			ſ	1			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1 I	rese	rved	1	I				TXMIS	RXMIS	RTMIS	RORMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXMIS	RO	0	SSI Transmit FIFO Masked Interrupt Status Indicates that the transmit FIFO is half empty or less, when set.
2	RXMIS	RO	0	SSI Receive FIFO Masked Interrupt Status Indicates that the receive FIFO is half full or more, when set.
1	RTMIS	RO	0	SSI Receive Time-Out Masked Interrupt Status Indicates that the receive time-out has occurred, when set.
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status Indicates that the receive FIFO has overflowed, when set.

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI	Interrup	ot Clear	· (SSIIC	R)															
	base: 0x4	1000.800	0																
	t 0x020 W1C, res	et 0x000	0.0000																
,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[ľ		1	I	1	r	т т	rese	erved		i	r 1		I	1				
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	•		•	•		•	reser												
Type Reset	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0			
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														Ŭ					
B	Bit/Field Name Type Reset Description																		
															-	d al a			
	31:2		reserv	vea	R	0	0x00									vide hould be			
												dify-write							
	1		RTI	с	W	1C	0	SSI	Receive	Time-O	ut Interru	upt Clear							
								The	RTIC Va	alues are	e defined	as follow	ws:						
								Val	ue Desc	ription									
								0			interrupt.								
								1	Clea	rs interru									
	0		ROR	IC	W	1C	0	SSI	Receive	Overrur	n Interru	ot Clear							
								The RORIC values are defined as follows:											
								Value Description											
								0 No effect on interrupt.											
								0 No effect on interrupt.1 Clears interrupt.											
								'	0.00		.h								

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
I		1	1		<u> </u>	1	<u> </u>				<u> </u>			1				
								rese	reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved									•	•	PI	D4	•	I	'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Name		Ту	ре	Reset Des		cription									
31:8			reserved		R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			PID4		RO		0x00		•	Peripheral ID Register[7:0] be used by software to identify the presence of this peripheral.								

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
									reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved									I	1	PI	D5	1	I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/Field			Name		Type Rese		Reset	Des	cription									
31:8			reserved		R	0	0x00	com	tware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.									
7:0			PID5 RO		0	0x00		Peripheral ID Register[15:8] be used by software to identify the presence of this peripheral.										

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
									reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	I I I I I I I I I I I I I									I	1	PI	D6	Ì	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/Field			Nam	Type R		Reset	Des	cription											
31:8			reserved		R	RO 0x00		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7:0			PID6 F		R	0	0x00		•		•	gister[23:16] are to identify the presence of this peripheral.							

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1	1	1 1	1	1 1	rese	reserved										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	reserved									ſ	1	I Pl	D7	1	I	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
E	Bit/Field		Name			Type Reset			Description										
	31:8		reserved		R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	7:0		PID7		RO		0x00	SSI	SSI Peripheral ID Register[31:24]										
								Can	Can be used by software to identify the presence of this peripheral.										

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1	r	1		1 1	0	, <u> </u>					1	· ·	г <u> </u>
				rese	erved							PI	D0 I			
Туре	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 1	RO	RO	RO 0	RO	RO
Reset	0	0	0	U	U	0	U	0	0	0	I	0	0	U	I	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0	Soft	ware sho	ould not	relv on tl	ne value	of a res	erved bit		vide
	01.0		10001			0	Ũ		patibility						•	
								pres	served ac	cross a r	ead-mod	lify-write	operatio	on.		
	7:0		PID	0	R	0	0x22	SSI	Peripher	al ID Re	aister[7 [.]	01				
			110	•		~	UNEE		•		• •	-	o proce	noo of th	ia narinh	oral
								Can	be used	i by som	vale to lo	Jenuiy tr	ie prese	nce or th	is peripr	ieidi.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											1	PI	D1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D	8it/Field		Nam		Ту	20	Reset	Doc	cription							
D			Indii		i y	þe	Reset	Des	cription							
	31:8			/ed	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the lify-write	value of	a reserv	•	
7:0 PID1 RO 0x00 S								SSI	Periphe	ral ID Re	egister [1	5:8]				
									be used	by soft	ware to i	dentify th	ie prese	nce of th	is periph	eral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	1	rese	rved		1	1		1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										ſ	I	I Pli	D2	1	I	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
В	Bit/Field		Nam	ne	Ty	ре	Reset	Des	cription							
	24.0			امما			000	0.04		اهمد اماني	under nur Al			المام مام		بأ ما م
	31:8		reserv	/ed	ĸ	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	7:0		PID	2	R	0	0x18	SSI	Periphe	ral ID Re	egister [2	3:16]				
								Can	be used	l by soft	ware to i	dentify th	ne prese	nce of th	is peripł	ieral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	1		rese	rved				1	PI	D3		I	·		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	8it/Field		Nam		τ.	20	Reset	Dee	cription							
	ni/Fielu		Indii	le	Ту	þe	Resei	Des	cription							
	31:8			/ed	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	3	R	0	0x01		Peripher		• •	-		<i>c</i>		
Can be used by										by soft	ware to i	dentify th	ne prese	nce of th	is periph	neral.

Register 18: SSI PrimeCell Identification 0 (SSIPCelIID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	erved				1			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	10		1		rved	10	,		, 				D0	-	· ·	<u> </u>
					L							0.	l.			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	Ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	0	R	0	0x0D		PrimeCe vides sof			-	eriphera	l identific	cation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					•	1	CI	D1		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	1	R	0	0xF0		PrimeCe vides sof		•••	-	eriphera	I identific	cation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	rese	rved					1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CI	D2	•		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	2	R	0	0x05		PrimeCe vides sof			-	eriphera	l identifio	ation sy	stem.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1	rese			1	0	, 			CI		2	· ·	<u> </u>
				rese								CI	D3 L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	3	R	0	0xB1		PrimeCe vides sof			-	eriphera	l identific	ation sy	stem.

13 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 443 for more information.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris[®] Analog Comparators module has the following features:

- Two independent integrated analog comparators
- Configurable for output to drive an output pin, generate an interrupt, or initiate an ADC sample sequence
- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

13.1 Block Diagram




Figure 13-1. Analog Comparator Module Block Diagram

13.2 Signal Description

Table 13-1 on page 442 lists the external signals of the Analog Comparators and describes the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 246) should be set to choose the Analog Comparator function. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
C0+	42	I	Analog	Analog comparator 0 positive input.
C0-	44	I	Analog	Analog comparator 0 negative input.
COo	48	0	TTL	Analog comparator 0 output.
C1+	13	I	Analog	Analog comparator 1 positive input.
C1-	43	I	Analog	Analog comparator 1 negative input.
Clo	13	0	TTL	Analog comparator 1 output.

Table 13-1. Analog Comparators Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

13.3 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 13-2 on page 443, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.





A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.

Important: The ASRCP bits in the ACCTLn register must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

ACCTL0	Comparator 0				
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger
00	C0-	C0+	C0o	yes	yes
01	C0-	C0+	C0o	yes	yes
10	C0-	Vref	C0o	yes	yes
11	C0-	reserved	C0o	yes	yes

Table 13-2. Comparator 0 Op	perating Modes
-----------------------------	----------------

ACCTL1	Comparator 1				
ASRCP	VIN-	VIN+	Output	Interrupt	ADCTrigger
00	C1-	C1+/C1o ^a	C1o/C1+	yes	yes
01	C1-	C0+	C1o/C1+	yes	yes
10	C1-	Vref	C1o/C1+	yes	yes
11	C1-	reserved	C1o/C1+	yes	yes

Table 13-3. Comparator 1 Operating Modes

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

13.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 13-3 on page 444. This is controlled by a single configuration register (**ACREFCTL**). Table 13-4 on page 444 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 13-3. Comparator Internal Reference Structure




Table 13-4. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL Regi	ster	Output Reference Voltage Based on VREF Field Value					
EN Bit Value	RNG Bit Value	Output Reference voltage based on VREF Field value					
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.					

ACREFCTL Regi	ster	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	Output Reference voltage based on VREF Field value
		Total resistance in ladder is 31 R. $V_{REF} = AV_{DD} \times \frac{Rv_{REF}}{Rr}$ $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$ $V_{REF} = 0.85 + 0.106 \times VREF$
EN=1		The range of internal reference in this mode is 0.85-2.448 V.
		Total resistance in ladder is 23 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$ $V_{REF} = AV_{DD} \times \frac{VREF}{23}$ $V_{REF} = 0.143 \times VREF$ The range of internal reference for this mode is 0-2.152 V.

Table 13-4. Internal Reference Voltage and ACREFCTL Field Values (continued)

13.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **4.** Configure comparator 0 to use the internal voltage reference and to *not* invert the output by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

13.5 Register Map

Table 13-5 on page 446 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Note that the analog comparator module clock must be enabled before the registers can be programmed (see page 195). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	447
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	448
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	449
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	450
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	451
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	452
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	451
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	452

Table 13-5. Analog Comparators Register Map

13.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator	Masked	Interrupt Status	(ACMIS)
-------------------	--------	------------------	---------

Base 0x4003.C000

Offset 0x000 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1	1	1 1		1 1	rese	erved		r	1	1		1	
					L								L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	,		rese	rved	1 1		1	1	ı – – – –		IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:2		Nar reser IN	rved	Tyı R' R/M	C	Reset 0x00 0	Sof con pres	npatibility served ac	with fut cross a i	ure prod read-mo	the value lucts, the dify-write upt Statu	value of operation	a reser	•	
	Ţ			1	N/W		0	Giv	•	asked in	terrupt s	state of th		ıpt. Writ	e 1 to thi	s bit to
	0		IN	0	R/M	/1C	0	Cor	nparator	0 Maske	ed Interr	upt Statu	S			
									es the ma ar the per		•	state of th	nis interru	ıpt. Writ	e 1 to thi	s bit to

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	i	1		1 I	rese	erved	I	i	ì	r		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		,		reser	ved	ı ı	I		1	,		IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ie	Ту	pe	Reset	Des	cription							
	31:2		reser	ved	R	0	0x00	com	npatibility	with futu	ure prod	ucts, the	of a rese value of operatio	a reserv	•	
	1		IN		R	0	0	Con	nparator	1 Interru	ipt Statu	s				
								Whe 1.	en set, in	dicates t	hat an in	terrupt ha	as been (generate	ed by con	nparator
	0		INC)	R	0	0	Con	nparator	0 Interru	ipt Statu	s				
								Whe 0.	en set, in	dicates t	hat an in	terrupt ha	as been (generate	ed by con	nparator

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Base Offse	0x4003. t 0x008	•	0.0000				,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	1		т т	rese	erved	1	I	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1		reser	ved	1 1			1	1	1	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:2		reser	ved	R	0	0x00	con	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	1		IN	1	R/	W	0		nparator en set, er		•		upt from	the com	parator ²	l output.
	0		IN	0	R/	W	0		nparator en set, er		•		upt from	the com	parator () output.

Analog Comparator Interrupt Enable (ACINTEN)

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x010 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		1	1		I	1	rese	erved		1	1	1	1	I	r
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		rese	erved		•	EN	RNG		rese	erved			VR	EF	•
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	U	U	U	U	0	0	U	U	U	U	0	U	U	U	U	U
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	24.40			d	-	~	000	0.4		المعصر أماريه		h.a		المعربة والم		
	31:10		reserv	vea	R	0	0x00		tware sho npatibility							
									served a							
	9		EN	1	R/	\\/	0	Pos	sistor Lac	dor Ena	blo					
	3			4	IV.	vv	0		EN bit s			the resis	tor ladde	er is now	ered on	If 0 the
								resi	stor ladd	er is unp				•		-
								the	analog V	DD.						
									s bit is re						sumes th	e least
								and	ount of po	Jwernin	ot used	and prog	Jammeo	1.		
	8		RN	G	R/	W	0	Res	istor Lac	der Ran	ige					
									RNG bit	•		•			-	
									ler has a stance o		sistance	of 31 R.	If 1, the r	resistor la	adder ha	s a total
	7:4		reserv	ved	R	0	0x00	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide
									npatibility served a		•				ved bit sh	ould be
	3:0		VRE	F	R/	W	0x00	Res	sistor Lac	der Volt	age Ref					
								The	VREF bit	field spe	ecifies th	e resisto	r ladder t	ap that is	passed	through
									analog m internal r	•		•	•	•		

13-4 on page 444 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	r	1 1 1		1 1	rese	erved	I		1	1 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		, , ,		reser	ved	1	I		1	1	1	OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:2		reserv	/ed	R	С	0x00	com	patibility	with futu	ure prod	ucts, the	of a resolution of a resolutio	a reserv	•	vide hould be
	1		OVA	L	R	С	0	Con	nparator	Output \	/alue					
								The	OVAL bi	t specifie	es the cu	irrent ou	tput valu	e of the	compara	ator.
	0		reserv	/ed	R	С	0	com	patibility	with futu	ure prod	ucts, the	of a res value of operation	a reserv	•	vide hould be

Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x044

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x024 Type R/W, reset 0x0000.0000

51	-															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1							rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	rese	rved		TOEN	AS	RCP	reserved	TSLVAL	TS	EN	ISLVAL	ISI	EN	CINV	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Resei	U	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
:	31:12		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	11		TOE	N	R/	W	0	Trio	ger Outp	ut Enab	le					
			102		10	•••	Ū	0	• •			C event	transmis	sion to t	ne ADC	If 0 the
								eve	nt is sup	oressed	and not	sent to the				
								tran	smitted t	o the AD	DC.					
	10:9		ASR	CP	R/	W	0x00	Ana	log Sour	ce Posit	ive					
										•		source of dings for	•	•		terminal
								Val	ue Func	tion						
								0x0	Pin v	alue						
								0x1	Pin v	alue of (C0+					
								0x2	Inter	nal volta	ge refere	ence				
								0x3	Rese	rved						
	8		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	7		TSLV	ΆL	R/	W	0	Trig	ger Sens	e Level	Value					
								an A if the	ADC eve	nt if in Le rator out	evel Sen put is Lo	e sense v se mode ow. Other igh.	. If 0, an	ADC ev	ent is ge	enerated

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

14 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of one PWM generator block and a control block. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

The PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation block is managed by the output control block before being passed to the device pins.

The Stellaris PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver.

The Stellaris PWM module has the following features:

- One PWM generator blocks, each with one 16-bit counter, two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector
- One fault input in hardware to promote low-latency shutdown
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified

- Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks
- Can initiate an ADC sample sequence

14.1 Block Diagram

Figure 14-1 on page 455 provides the Stellaris PWM module unit diagram and Figure 14-2 on page 456 provides a more detailed diagram of a Stellaris PWM generator. The LM3S301 controller contains one generator block (PWM0) and generates two independent PWM signals or one paired PWM signal with dead-band delays inserted.




Figure 14-1. PWM Unit Diagram




Figure 14-2. PWM Module Block Diagram

14.2 Signal Description

Table 14-1 on page 456 lists the external signals of the PWM module module and describes the function of each. The PWM controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these PWM signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 246) should be set to choose the PWM function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 227.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
Fault	47	I	TTL	PWM Fault.
PWM0	25	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
PWM1	26	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.

Table 14-1. PWM Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

14.3 Functional Description

14.3.1 PWM Timer

The timer runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.


The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down

mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

14.3.2 **PWM** Comparators

There are two comparators in the PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 14-3 on page 457 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 14-4 on page 458 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.








Figure 14-4. PWM Count-Up/Down Mode

14.3.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 14-5 on page 458 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.





Figure 14-5. PWM Generation Example In Count-Up/Down Mode


In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

14.3.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 14-6 on page 459 shows the effect of the dead-band generator on an input PWM signal.





14.3.5 Interrupt/ADC-Trigger Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position within the PWM signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

14.3.6 Synchronization Methods

There is a global reset capability that can reset the counter of the PWM generator.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values.

14.3.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such

conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

14.3.8 Output Control Block

With the PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

14.4 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module.
- 2. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 3. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 4. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.
- 5. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the PWM0LOAD register. In Count-Down mode, set the Load field in the PWM0LOAD register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 6. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.

- 7. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 8. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- 9. Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

14.5 Register Map

Table 14-2 on page 461 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000. Note that the PWM module clock must be enabled before the registers can be programmed (see page 189). There must be a delay of 3 system clocks after the PWM module clock is enabled before any PWM module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	463
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	464
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	465
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	466
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	467
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	468
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	469
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	470
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	471
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	472
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt and Trigger Enable	474
0x048	PWMORIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	477
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	478
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	479
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	480
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	481
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	482
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	483
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	486

Offset	Name	Туре	Reset	Description	See page
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	489
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	490
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	491


Table 14-2. PWM Register Map (continued)

14.6 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation block.



register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.

Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	•	l	1		· ·			rese	rved						•	·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reber	15	14	13	12	11	10	9	8	7	6	5		3	2	1		
	15	14	13	12		10	9	0		0	5	4	3	2		0	
		I	•					reserved								Sync0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription								
	31:1		reserv	ved	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.									
	0		Syno	:0	R/	W	0	Res	et Gener	ator 0 C	ounter						
								Perf	Performs a reset of the PWM generator 0 counter.								

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008

Type R/W, reset 0x0000.0000

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1		1 1	rese	erved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			rese	rved	1	1	1	1	1	1	PWM1En	PWM0En
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:2		Nan reser PWM	ved	Ty R R/	O	Reset 0x00 0	Soff com pres	npatibility served a	with futu cross a r	ure prod ead-mo		value of	a reser	t. To prov ved bit sh	
								Whe pin.		lows the	generat	ed PWM1	signal to	be pas	sed to the	e device
	0		PWM	0En	R/	W	0					ed PWM0	signal to	be pas	sed to the	e device

Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		· · ·		1 I	rese	rved			1	r 1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		· •		reser	ved	1 I			1	1	1	PWM1Inv	PWM0Inv
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Туј	be	Reset	Des	cription							
	31:2		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod		value of	a reser	t. To prov ved bit sh	
	1		PWM ²	1Inv	R/	N	0	Inve	ert PWM1	Signal						
								Whe	en set, th	e genera	ated PWI	11 signal	is invert	ed.		
	0		PWM	DInv	R/	N	0	Inve	ert PWMO	Signal						
								Whe	en set, th	e genera	ated PWI	40 signal	is invert	ed.		

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault inputs and debug events are considered fault conditions. On a fault condition, each PWM signal can be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

Base Offse	0x4002. t 0x010		t (PWM 0.0000	FAULT)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1	1		1 1	rese	rved	1		1	1	1	1	·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		T	1	1	1	r	rese	rved	1 1	1	r	1	1 1	1	Fault1	Fault0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	
Reset	⁰ Bit/Field	0	o Nan	o ne	-	o o o Type Reset		0 Des	0 cription	0	0	0	0	0	0	0	
	31:2		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the		a reserv	t. To prov ved bit sh		
	1		Fau	lt1	R/	W	•		M1 Faulf en set, th	-	output s	ignal is c	lriven Lo	w on a f	ault conc	lition.	
	0		Fau	ltO	R/	W	0	PWM0 Fault When set, the PWM0 output signal is driven Low on a fault condition.									

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generator.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1				reserved					1	[]]	[IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	I	 			reserved								IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	IntFault	R/W	0	Fault Interrupt Enable When set, an interrupt occurs when the fault input is asserted.
15:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IntPWM0	R/W	0	PWM0 Interrupt Enable When set, an interrupt occurs when the PWM generator 0 block asserts an interrupt.

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 470). The PWM generator interrupts simply reflect the status of the PWM generator; they are cleared via the interrupt status register in the PWM generator block. Bits set to 1 indicate the events that are active; zero bits indicate that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000

Offset 0x018 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1	reserved		1	1	1		I	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		1		reserved	1	1		1	1	1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:17		Nan reser		-	pe O	Reset 0x00	Soft com	patibility	with fut	ure prod	ucts, the	of a res value of	a reserv	•	vide hould be
	16		IntFa	ault	R	0	0			pt Asser at the fau	ted ult input i	s asserti	ing.			
	15:1 re			ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	of a res value of operation	a reserv	•	vide hould be
	0		IntPV	/M0	R	0	0			rupt Asse at the PV		erator 0 t	olock is a	sserting	its inter	rupt.

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the PWM generator block. A bit set to 1 indicates that the generator block is asserting an interrupt. The individual interrupt status registers must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				т г	reserved		1		1	1		1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1				reserved		1	1	1	1	1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:17		Nam resen		Ty _l R'		Reset 0x00	Soft com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv	•	vide hould be
	16		IntFa	ult	R/M	/1C	0			pt Asser		s asserti	ng an inf	errupt		
	15:1		reser	ved	R	0	0x00	Soft com	ware sho patibility	ould not with futu	rely on t ure prod	he value ucts, the	of a res	erved bit a reserv		vide hould be
	0		IntPW	'M0	R	0	0			rupt Stat he PWM		tor 0 bloc	ck is asse	erting ar	ı interruj	ot.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000

470

Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the $\ensuremath{\mathtt{FAULT}}$ input signal.

Base Offse	M Statu 0x4002.8 tt 0x020 RO, rese	3000	MSTATU	JS)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	ı – – – – – – – – – – – – – – – – – – –		1 1	rese	rved		1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			1	reserved		[1	1	1	1	1	Fault
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide nould be
	0		Fau	ılt	R	0	0		lt Interru en set, in			input is a	asserted	l.		

Register 10: PWM0 Control (PWM0CTL), offset 0x040

This register configures the PWM signal generation block. The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via this register. The block produces the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs.

PWM0 Control (PWM0CTL) Base 0x4002.8000 Offset 0x040 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 17 16 18 reserved Туре RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 CmpAUp CmpBUp oadUpo Debug Mode Enable reserved Туре RO R/W R/W R/W R/W R/W R/W Reset Λ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 5 CmpBUpd R/W 0 Comparator B Update Mode Same as CmpAUpd but for the comparator B register. ٥ CmpAUpd R/W Comparator A Update Mode 4 The Update mode for the comparator A register. When not set, updates to the register are reflected to the comparator the next time the counter is 0. When set, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register (see page 463). 3 LoadUpd R/W 0 Load Register Update Mode The Update mode for the load register. When not set, updates to the register are reflected to the counter the next time the counter is 0. When set, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. 2 Debug R/W 0 Debug Mode The behavior of the counter in Debug mode. When not set, the counter stops running when it next reaches 0, and continues running again when no longer in Debug mode. When set, the counter always runs. 1 Mode R/W 0 Counter Mode The mode for the counter. When not set, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). When set, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).

Bit/Field	Name	Туре	Reset	Description
0	Enable	R/W	0	PWM Block Enable Master enable for the PWM generation block. When not set, the entire block is disabled and not clocked. When set, the block is enabled and produces PWM signals.

Register 11: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044

This register controls the interrupt and ADC trigger generation capabilities of the PWM generator. The events that can cause an interrupt or an ADC trigger are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt, or an ADC trigger; though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified.

PWM0 Interrupt and Trigger Enable (PWM0INTEN)

Offse	0x4002.8 t 0x044 R/W, rese		0.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	ſ	1	ſ	1			rese	rved	1	I	I				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	TrCmpBD	TrCmpBU	TrCmpAD	TrCmpAU	TrCntLoad	TrCntZero	re	served	IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	criptior	l						
	31:14		reserv	ved	R	0	0x00	com	patibili	nould not ty with futu across a r	ure produ	ucts, the	value of	a reserv	•	
	13		TrCmp	BD	R/	W	0	Trig	ger for	Counter=	Compara	ator B Do	own			
								Valu	ue Des	scription						
								1		ADC trigg ue in the F	•	•				
								0	No	ADC trigg	er is out	put.				
	12		TrCmp	ъBU	R/	W	0	Trig	ger for	Counter=	Compara	ator B Up)			
								Valu	ue Des	scription						
								1		ADC trigg ue in the F	•	•				
								0	No	ADC trigg	er is out	put.				

Bit/Field	Name	Туре	Reset	Description
11	TrCmpAD	R/W	0	Trigger for Counter=Comparator A Down
				Value Description
				1 An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting down.
				0 No ADC trigger is output.
10	TrCmpAU	R/W	0	Trigger for Counter=Comparator A Up
				Value Description
				1 An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting up.
				0 No ADC trigger is output.
9	TrCntLoad	R/W	0	Trigger for Counter=Load
				Value Description
				1 An ADC trigger pulse is output when the counter matches the PWMnLOAD register.
				0 No ADC trigger is output.
8	TrCntZero	R/W	0	Trigger for Counter=0
				Value Description
				1 An ADC trigger pulse is output when the counter is 0.
				0 No ADC trigger is output.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	R/W	0	Interrupt for Counter=Comparator B Down
				Value Description
				A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting down.
				0 No interrupt.
4	IntCmpBU	R/W	0	Interrupt for Counter=Comparator B Up
				Value Description
				A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting up.
				0 No interrupt.

Bit/Field	Name	Туре	Reset	Description
3	IntCmpAD	R/W	0	Interrupt for Counter=Comparator A Down
				Value Description
				1 A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting down.
				0 No interrupt.
2	IntCmpAU	R/W	0	Interrupt for Counter=Comparator A Up
				Value Description
				 A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting up.
				0 No interrupt.
1	IntCntLoad	R/W	0	Interrupt for Counter=Load
				Value Description
				 A raw interrupt occurs when the counter matches the value in the PWMnLOAD register value.
				0 No interrupt.
0	IntCntZero	R/W	0	Interrupt for Counter=0
				Value Description
				1 A raw interrupt occurs when the counter is zero.
				0 No interrupt.

Register 12: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

Base Offse	0x4002.8 t 0x048 RO, reset	000		us (i vvi	vior (13)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved		•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		1		rese	rved			· ·		IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	C	0x00	com	patibility	with fut	ure produ	ucts, the	value of	a reserv		
	5	:6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation. 5 IntCmpBD RO 0 Comparator B Down Interrupt Status Indicates that the counter has matched the comparator B with gown.												r B value	e while	
	4		IntCm	οBU	R	С	0	India	nparator cates tha nting up.				ed the co	mparato	r B value	e while
	3		IntCm	DAD	R	C	0	India	nparator cates tha nting dow	t the co	•		ed the co	mparato	r A value	e while
	2		IntCm	DAU	R	C	0	India	nparator cates tha nting up.				ed the co	mparato	r A value	e while
	1		IntCntL	₋oad	R	С	0		nter=Loa cates tha		•		ed the P V	VMnLO/	AD regis	ter.
	0		IntCnt2	Zero	R	С	0		nter=0 Ir cates tha			s matche	ed 0.			

Register 13: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C Type R/W1C, reset 0x0000.0000

71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1		Í	1 1	rese	rved		I					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1		rese	rved					IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
	°,		0	Ū	0	Ū	Ū	Ŭ	0	•	Ū	0	Ū	Ū	°,	°
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
					_										_	
	31:6		reserv	ved	R	0	0x00		ware sho patibility							
									served ac		•					
	_															
	5		IntCm	рвр	R/W	V1C	0		nparator						<u> </u>	
									cates tha nting dov		unter has	smatche	d the co	mparato	r B value	e while
									•							
	4		IntCm	pBU	R/W	V1C	0		nparator							
									cates tha nting up.	t the cou	unter has	matche	d the co	mparato	r B value	e while
								000	ning up.							
	3		IntCm	pAD	R/W	V1C	0	Con	nparator	A Down	Interrup	t				
									cates that		unter has	matche	d the co	mparato	r A value	e while
								cou	nting dov	vn.						
	2		IntCm	pAU	R/W	V1C	0	Con	nparator	A Up Int	errupt					
									cates tha	t the cou	unter has	matche	d the co	mparato	r A value	e while
								cou	nting up.							
	1		IntCntL	_oad	R/W	V1C	0	Cou	nter=Loa	ad Interro	upt					
								Indi	cates tha	t the cou	unter has	matche	d the PI	VMnLO/	AD regis	ter.
	0		IntCnt	Zero	R/M	V1C	0	Cou	nter=0 Ir	nterrupt						
									cates tha	•	unter has	s matche	d 0.			

Register 14: PWM0 Load (PWM0LOAD), offset 0x050

This register contains the load value for the PWM counter. Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero.

If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 463). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Offse	0x4002.8 t 0x050 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved	I	r	ï	1	I	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	· ·			Lo	ad	1	1	1		1	I	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x00	com	ware sho patibility served a	with fut	ure prod	ucts, the	value of	a reserv	•	vide nould be
	15:0		Loa	d	R/	W	0	Cou	inter Loa	d Value						
								The	counter	load val	ue.					

Register 15: PWM0 Counter (PWM0COUNT), offset 0x054

This register contains the current value of the PWM counter. When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 483 and page 486) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register, see page 474). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT) Base 0x4002.8000 Offset 0x054 Type RO, reset 0x0000.0000 31 30 24 29 28 27 26 25 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 Count Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:16 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 Count RO 0x00 Counter Value The current value of the counter.

18

RO

0

2

R/W

0

17

RO

0

1

R/W

0

Register 16: PWM0 Compare A (PWM0CMPA), offset 0x058

This register contains a value to be compared against the counter. When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the PWMnGENA/PWMnGENB registers) or drive an interrupt or ADC trigger (via the PWMnINTEN register). If the value of this register is greater than the **PWMnLOAD** register (see page 479), then no pulse is ever output.

If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 463). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

Comparator A Value

The value to be compared against the counter.

PWM0 Compare A (PWM0CMPA) Base 0x4002.8000 Offset 0x058 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 9 6 15 14 11 10 8 7 5 4 3 CompA R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 0x00 31:16 RO Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0x00

R/W

CompA

Туре Reset

Type

Reset

15:0

16

RO

0

0

R/W

0

Register 17: PWM0 Compare B (PWM0CMPB), offset 0x05C

This register contains a value to be compared against the counter. When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), this 16-bit CompB value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 463). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

	t 0x05C R/W, res	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	I	1	, , ,		, ,	rese	erved	1	1	I	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser	-											0			Ū	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I				1 1	Cor	mpB	1	1	I	1 1	1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	15:0		Com	рВ	R/	W	0x00		nparator value to			gainst the	e counte	r.		

PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000

Register 18: PWM0 Generator A Control (PWM0GENA), offset 0x060

This register controls the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the **PWM0A** signal.

PWM0 Generator A Control (PWM0GENA)

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

Offse	0x4002.8 t 0x060 R/W, rese	3000	0.0000	- (* * * *		,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	r	ı 1	1	r r	rese	rved	1	r	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	rese	l erved	r	ActC	I mpBD	ActCn	npBU	ActC	I mpAD	ActCi	I mpAU	Actl	l ₋oad	Act	I Zero
Туре	RO	RO	RO 0	RO 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	Bit/Field 31:12		Nan resen	ved	R	rpe O	Reset 0x00	Soft com pres	patibility served a	ould not with futu cross a r	ure produ ead-mod	ucts, the dify-write	value of	a reserv	•	
	11.10		ActCm	ששט	R.	Ŵ	0x0	The cou The	action to nting dov table be	elow defir	en when	the cour				
								Val 0x	ue Deso 0 Don	cription othing.						
								0x		rt the out	put sign	al.				
								0x	2 Set t	he outpu	it signal	to 0.				
								0	0 0-14	I	4 - 1	L - A				

0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 472) is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
7.0	Actompad	1.7.00	0.00	The action to be taken when the counter matches comparator A while
				counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
	·			The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0 The action to be taken when the counter is zero. The table below defines the effect of the event on the output signal.
				 Value Description 0x0 Do nothing. 0x1 Invert the output signal. 0x2 Set the output signal to 0. 0x3 Set the output signal to 1.

Register 19: PWM0 Generator B Control (PWM0GENB), offset 0x064

This register controls the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the **PWM0B** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

Offse	0x4002.3 t 0x064 R/W, res	8000 et 0x0000	0.0000	·												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1 1	rese	rved	1	1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		1	ActC	I mpBD	ActCn	npBU	ActC	npAD	ActCi	I mpAU	Actl	l Load	Act	Zero	
Type Reset	RO 0	RO	RO	RO 0	R/W	R/W 0	R/W	R/W	R/W	R/W 0	R/W 0	R/W	R/W	R/W	R/W 0	R/W
Resel	U	0	0	U	0	U	0	0	U	0	U	0	0	0	U	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:12		reser	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.							
	11:10		ActCm	pBD	R	W	0x0	Acti	on for C	omparato	or B Dow	/n				
									action to		en when	the cour	iter mato	ches com	nparator	B while
							The	table be	low defir	nes the e	effect of t	he even	t on the	output si	gnal.	
								Value Description								
								0x	0 Don	othing.						
								0x	0x1 Invert the output signal.							
								0x	2 Set t	he outpu	it signal	to 0.				

0x3 Set the output signal to 1.

PWM0 Generator B Control (PWM0GENB)

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1. The table below defines the effect of the event on the output signal. Value Description
				0x0 Do nothing. 0x1 Invert the output signal.
				0x2 Set the output signal to 0.0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down The action to be taken when the counter matches comparator A while counting down. The table below defines the effect of the event on the output signal.
				Value Description 0x0 Do nothing. 0x1 Invert the output signal.
				0x2 Set the output signal to 0.0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				 The table below defines the effect of the event on the output signal. Value Description 0x0 Do nothing. 0x1 Invert the output signal. 0x2 Set the output signal to 0.
3:2	ActLoad	R/W	0x0	0x3 Set the output signal to 1. Action for Counter=Load The action to be taken when the counter matches the load value. The table below defines the effect of the event on the output signal.
				 Value Description 0x0 Do nothing. 0x1 Invert the output signal. 0x2 Set the output signal to 0. 0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0 The action to be taken when the counter is 0. The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 20: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 490), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 491).

PWM0 Dead-Band Control (PWM0DBCTL)

reserved

Enable

Base 0x4002.8000

31:1

0

Offset 0x068 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		r	1 1	rese	rved		1		1	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	ı – – –		1 1	reserved			1		ı 1	1		Enable
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							

RO

R/W

0x00

0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Dead-Band Generator Enable

When set, the dead-band generator inserts dead bands into the output signals; when clear, it simply passes the PWM signals through.

Register 21: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Base 0x4002.8000 Offset 0x06C

Туре	R/W, res	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	r	1	r	, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved				1 1		1 1	Risel	Delay					1
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Туј	ре	Reset	Des	cription							
	31:12		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	11:0 RiseDelay		R/	W	0		id-Band I number			delay the	e rising e	dge.				

Register 22: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay.

PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000


Offset 0x070 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1	1	1		1 1	rese	erved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved			1		l .	1 1		1 1	I Fall(i Delay	1	r 1	I	I	T
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:12		reser	served RO 0x00 Software should not r compatibility with futu preserved across a re		ure prod	ucts, the	value of	a reserv							
	11:0 FallDelay		R/	W	0x00		ad-Band number			delay the	e falling (edge.				

15 Pin Diagram

The LM3S301 microcontroller pin diagrams are shown below.

Figure 15-1. 48-Pin QFP Package Pin Diagram



16 Signal Tables

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register. All digital inputs are Schmitt triggered.

- Signals by Pin Number
- Signals by Signal Name
- Signals by Function, Except for GPIO
- GPIO Pins and Alternate Functions
- Connections for Unused Signals

16.1 Signals by Pin Number

Table 16-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
1	ADC0	I	Analog	Analog-to-digital converter input 0.
2	ADC1	I	Analog	Analog-to-digital converter input 1.
3	ADC2	I	Analog	Analog-to-digital converter input 2.
4	PE2	I/O	TTL	GPIO port E bit 2.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
11	PC7	I/O	TTL	GPIO port C bit 7.
12	PC6	I/O	TTL	GPIO port C bit 6.
	PC5	I/O	TTL	GPIO port C bit 5.
13	C1+	1	Analog	Analog comparator 1 positive input.
	Clo	0	TTL	Analog comparator 1 output.
14	PC4	I/O	TTL	GPIO port C bit 4.
15	VDD	-	Power	Positive supply for I/O and some logic.
16	GND	-	Power	Ground reference for logic and I/O pins.
17	PAO	I/O	TTL	GPIO port A bit 0.
17	UORx	I	TTL	UART module 0 receive.
18	PA1	I/O	TTL	GPIO port A bit 1.
10	UOTx	0	TTL	UART module 0 transmit.
19	PA2	I/O	TTL	GPIO port A bit 2.
19	SSIClk	I/O	TTL	SSI clock.
20	PA3	I/O	TTL	GPIO port A bit 3.
20	SSIFss	I/O	TTL	SSI frame.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
01	PA4	I/O	TTL	GPIO port A bit 4.
21 –	SSIRx	I	TTL	SSI receive.
00	PA5	I/O	TTL	GPIO port A bit 5.
22 —	SSITx	0	TTL	SSI transmit.
23	VDD	-	Power	Positive supply for I/O and some logic.
24	GND	-	Power	Ground reference for logic and I/O pins.
0.5	PD0	I/O	TTL	GPIO port D bit 0.
25 —	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
	PD1	I/O	TTL	GPIO port D bit 1.
26 —	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
27	PD2	I/O	TTL	GPIO port D bit 2.
28	PD3	I/O	TTL	GPIO port D bit 3.
	PB0	I/O	TTL	GPIO port B bit 0.
29 —	CCP0	I/O	TTL	Capture/Compare/PWM 0.
30	PB1	I/O	TTL	GPIO port B bit 1.
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	PB2	I/O	TTL	GPIO port B bit 2.
34	PB3	I/O	TTL	GPIO port B bit 3.
35	PEO	I/O	TTL	GPIO port E bit 0.
36	PE1	I/O	TTL	GPIO port E bit 1.
	PC3	I/O	TTL	GPIO port C bit 3.
37	SWO	0	TTL	JTAG TDO and SWO.
-	TDO	0	TTL	JTAG TDO and SWO.
	PC2	I/O	TTL	GPIO port C bit 2.
38 —	TDI	I	TTL	JTAG TDI.
	PC1	I/O	TTL	GPIO port C bit 1.
39	SWDIO	I/O	TTL	JTAG TMS and SWDIO.
-	TMS	I/O	TTL	JTAG TMS and SWDIO.
	PC0	I/O	TTL	GPIO port C bit 0.
40	SWCLK	1	TTL	JTAG/SWD CLK.
	TCK	I	TTL	JTAG/SWD CLK.
	PB7	I/O	TTL	GPIO port B bit 7.
41	TRST	1	TTL	JTAG TRST.
	PB6	I/O	TTL	GPIO port B bit 6.
42 —	C0+	I	Analog	Analog comparator 0 positive input.
	PB5	I/O	TTL	GPIO port B bit 5.
43	C1-	I	Analog	Analog comparator 1 negative input.
	PB4	I/O	TTL	GPIO port B bit 4.
44	C0-	- I	Analog	Analog comparator 0 negative input.
45	PD4	I/O	TTL	GPIO port D bit 4.

Table 16-1. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
46	PD5	I/O	TTL	GPIO port D bit 5.
40	CCP2	I/O	TTL	Capture/Compare/PWM 2.
47	PD6	I/O	TTL	GPIO port D bit 6.
47	Fault	I	TTL	PWM Fault.
48	PD7	I/O	TTL	GPIO port D bit 7.
40	C00	0	TTL	Analog comparator 0 output.

Table 16-1. Signals by Pin Number (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

16.2 Signals by Signal Name

Table 16-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	3	I	Analog	Analog-to-digital converter input 2.
C0+	42	I	Analog	Analog comparator 0 positive input.
C0-	44	I	Analog	Analog comparator 0 negative input.
COo	48	0	TTL	Analog comparator 0 output.
C1+	13	I	Analog	Analog comparator 1 positive input.
C1-	43	I	Analog	Analog comparator 1 negative input.
Clo	13	0	TTL	Analog comparator 1 output.
CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
CCP2	46	I/O	TTL	Capture/Compare/PWM 2.
Fault	47	I	TTL	PWM Fault.
GND	8 16 24 31	-	Power	Ground reference for logic and I/O pins.
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater.
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PAO	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PBO	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description	
PB3	34	I/O	TTL	GPIO port B bit 3.	
PB4	44	I/O	TTL	GPIO port B bit 4.	
PB5	43	I/O	TTL	GPIO port B bit 5.	
PB6	42	I/O	TTL	GPIO port B bit 6.	
PB7	41	I/O	TTL	GPIO port B bit 7.	
PC0	40	I/O	TTL	GPIO port C bit 0.	
PC1	39	I/O	TTL	GPIO port C bit 1.	
PC2	38	I/O	TTL	GPIO port C bit 2.	
PC3	37	I/O	TTL	GPIO port C bit 3.	
PC4	14	I/O	TTL	GPIO port C bit 4.	
PC5	13	I/O	TTL	GPIO port C bit 5.	
PC6	12	I/O	TTL	GPIO port C bit 6.	
PC7	11	I/O	TTL	GPIO port C bit 7.	
PDO	25	I/O	TTL	GPIO port D bit 0.	
PD1	26	I/O	TTL	GPIO port D bit 1.	
PD2	27	I/O	TTL	GPIO port D bit 2.	
PD3	28	I/O	TTL	GPIO port D bit 3.	
PD4	45	I/O	TTL	GPIO port D bit 4.	
PD5	46	I/O	TTL	GPIO port D bit 5.	
PD6	47	I/O	TTL	GPIO port D bit 6.	
PD7	48	I/O	TTL	GPIO port D bit 7.	
PE0	35	I/O	TTL	GPIO port E bit 0.	
PE1	36	I/O	TTL	GPIO port E bit 1.	
PE2	4	I/O	TTL	GPIO port E bit 2.	
PWMO	25	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.	
PWM1	26	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.	
RST	5	I	TTL	System reset input.	
SSIClk	19	I/O	TTL	SSI clock.	
SSIFss	20	I/O	TTL	SSI frame.	
SSIRx	21	I	TTL	SSI receive.	
SSITx	22	0	TTL	SSI transmit.	
SWCLK	40	I	TTL	JTAG/SWD CLK.	
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.	
SWO	37	0	TTL	JTAG TDO and SWO.	
TCK	40	I	TTL	JTAG/SWD CLK.	
TDI	38	I	TTL	JTAG TDI.	
TDO	37	0	TTL	JTAG TDO and SWO.	
TMS	39	I/O	TTL	JTAG TMS and SWDIO.	
TRST	41	I	TTL	JTAG TRST.	
UORx	17	I	TTL	UART module 0 receive.	
UOTx	18	0	TTL	UART module 0 transmit.	

Table 16-2. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
VDD	7 15 23 32	-	Power	Positive supply for I/O and some logic.

Table 16-2. Signals by Signal Name (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

16.3 Signals by Function, Except for GPIO

Table 16-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC	ADC1	2	Ι	Analog	Analog-to-digital converter input 1.
	ADC2	3	Ι	Analog	Analog-to-digital converter input 2.
	C0+	42	I	Analog	Analog comparator 0 positive input.
	C0-	44	Ι	Analog	Analog comparator 0 negative input.
Analog Comparators	C0o	48	0	TTL	Analog comparator 0 output.
	C1+	13	Ι	Analog	Analog comparator 1 positive input.
	C1-	43	Ι	Analog	Analog comparator 1 negative input.
	C10	13	0	TTL	Analog comparator 1 output.
General-Purpose	CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
Timers	CCP2	46	I/O	TTL	Capture/Compare/PWM 2.
	SWCLK	40	Ι	TTL	JTAG/SWD CLK.
	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
JTAG/SWD/SWO	SWO	37	0	TTL	JTAG TDO and SWO.
	TCK	40	Ι	TTL	JTAG/SWD CLK.
	TDI	38	Ι	TTL	JTAG TDI.
	TDO	37	0	TTL	JTAG TDO and SWO.
	TMS	39	I/O	TTL	JTAG TMS and SWDIO.
	TRST	41	I	TTL	JTAG TRST.
	Fault	47	Ι	TTL	PWM Fault.
PWM	Р₩МО	25	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
	PWM1	26	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
	GND	8 16 24 31	-	Power	Ground reference for logic and I/O pins.
Power	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.
	VDD	7 15 23 32	-	Power	Positive supply for I/O and some logic.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	SSIClk	19	I/O	TTL	SSI clock.
SSI	SSIFss	20	I/O	TTL	SSI frame.
331	SSIRx	21	I	TTL	SSI receive.
	SSITx	22	0	TTL	SSI transmit.
	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
System Control & Clocks	OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	5	I	TTL	System reset input.
UART	UORx	17	I	TTL	UART module 0 receive.
DART	UOTx	18	0	TTL	UART module 0 transmit.

Table 16-3. Signals by Function, Except for GPIO (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

16.4 GPIO Pins and Alternate Functions

Table 16-4. GPIO Pins and Alternate Functions

ю	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30		
PB2	33		
PB3	34		
PB4	44	C0-	
PB5	43	C1-	
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	C1+	Clo
PC6	12		
PC7	11		
PDO	25	PWMO	
PD1	26	PWM1	
PD2	27		

IO	Pin Number	Multiplexed Function	Multiplexed Function
PD3	28		
PD4	45		
PD5	46	CCP2	
PD6	47	Fault	
PD7	48	COo	
PEO	35		
PE1	36		
PE2	4		

Table 16-4. GPIO Pins and Alternate Functions (continued)

16.5 Connections for Unused Signals

Table 16-5 on page 499 show how to handle signals for functions that are not used in a particular system implementation. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics.

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
ADC	ADC0	1	NC	GNDA
	ADC1	2		
	ADC2	3		
GPIO	All unused GPIOs	-	NC	GND
	OSC0	9	NC	GND
System Control	OSC1	10	NC	NC
	RST	5	Pull up as shown in Figure 5-1 on page 154	Connect through a capacitor to GND as close to pin as possible

Table 16-5. Connections for Unused Signals

17 Operating Characteristics

Table 17-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Extended operating temperature range	T _A	-40 to +105	°C
Unpowered storage temperature range	T _S	-65 to +150	C°

Table 17-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ _{JA}	50 (48-pin QFP)	°C/W
Junction temperature ^b	TJ	$T_A + (P \cdot \Theta_{JA})$	°C
Maximum junction temperature	T _{JMAX}	115 c	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

c. T_{JMAX} calculation is based on power consumption values and conditions as specified in "Power Specifications".

Table 17-3. ESD Absolute Maximum Ratings^a

Parameter Name	Min	Nom	Мах	Unit
V _{ESDHBM}	-	-	2.0	kV
V _{ESDCDM}	-	-	1.0	kV
V _{ESDMM}	-	-	100	V

a. All Stellaris parts are ESD tested following the JEDEC standard.

18 Electrical Characteristics

18.1 DC Characteristics

18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 18-1. Maximum Ratings

Characteristic ^a	Symbol	Value	Unit
Supply voltage range (V _{DD})	V _{DD}	0.0 to +3.6	V
Input voltage	V	-0.3 to 5.5	V
Input voltage for a GPIO configured as an analog input	V _{IN}	-0.3 to V _{DD} + 0.3	V
Maximum current for pins, excluding pins operating as GPIOs	l	100	mA
Maximum current for GPIO pins	I	100	mA
Maximum input voltage on a non-power pin when the microcontroller is unpowered	V _{NON}	300	mV

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

18.1.2 Recommended DC Operating Conditions

Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{DD}	Supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V
	High-level source current, V _{OH} =2.4 V				
I	2-mA Drive	2.0	-	-	mA
I _{OH}	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
	Low-level sink current, V_{OL} =0.4 V				
L.	2-mA Drive	2.0	-	-	mA
I _{OL}	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 18-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

18.1.4 GPIO Module Characteristics

Table 18-4. GPIO Module DC Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{GPIOPU}	GPIO internal pull-up resistor	50	-	110	kΩ
R _{GPIOPD}	GPIO internal pull-down resistor	55	-	180	kΩ
I _{LKG}	GPIO input leakage current ^a	-	-	2	μA

a. The leakage current is measured with GND or V_{DD} applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

18.1.5 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- Temperature = 25°C

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
	Run mode 1 (Flash loop)	LDO = 2.50 V	45	50	mA
		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated ON			
		System Clock = 20 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	25	30	mA
I _{DD_RUN}		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
	Run mode 1 (SRAM	LDO = 2.50 V	40	45	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 20 MHz (with PLL)			
	Run mode 2 (SRAM	LDO = 2.50 V	20	25	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
IDD SLEEP	Sleep mode	LDO = 2.50 V	17	20	mA
_		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	800	1000	μA
_		Peripherals = All OFF			
		System Clock = MOSC/16			

Table 18-5	. Detailed	Power	Specifications
------------	------------	-------	----------------

18.1.6 Flash Memory Characteristics

Table 18-6. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	-	-	250	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

18.2 AC Characteristics

18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.





18.2.2 Clocks

Table 18-7. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	200	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 18-8. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal oscillator frequency	7	12	22	MHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode) ^a	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode) ^a	0	-	20	MHz
f _{system_clock}	System clock	0	-	20	MHz

a. The ADC must be clocked from the PLL or directly from a 16.667-MHz clock source to operate properly.

18.2.2.1 System Clock Specifications with ADC Operation

Table 18-9. System Clock Characteristics with ADC Operation

Parameter	Parameter Name	Min	Nom	Мах	Unit
f _{sysadc}	System clock frequency when the ADC module is operating (when PLL is bypassed)	16	-	-	MHz

18.2.3 JTAG and Boundary Scan


Table 18-10. JTAG Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f _{тск}	TCK operational clock frequency	0	-	10	MHz
J2	t _{тск}	TCK operational clock period	100	-	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK} /2	-	ns
J4	t _{TCK_HIGH}	TCK clock High time	-	t _{TCK} /2	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	etup time to TCK rise 20		-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
		2-mA drive		23	35	ns
J11	тск fall to Data Valid from High-Z	4-mA drive	1	15	26	ns
t _{TDO_ZDV}		8-mA drive] -	14	25	ns
		8-mA drive with slew rate control		18	29	ns
		2-mA drive		21	35	ns
J12	TCK fall to Data	4-mA drive		14	25	ns
t _{TDO_DV}	Valid Valid	8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
		2-mA drive		9	11	ns
J13	TCK fall to High-Z	4-mA drive		7	9	ns
t _{TDO_DVZ}	from Data Valid	8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Table 18-10. JTAG Characteristics (continued)

Figure 18-2. JTAG Test Clock Input Timing









Figure 18-4. JTAG TRST Timing



18.2.4 Reset

Table 18-11. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	15	-	30	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	2.5	-	20	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset (RST pin)	2.9	-	29	μs
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset ^a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{IRLDOR}	Internal reset timeout after LDO reset ^a	2.5	-	20	μs
R11	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 * t _{MOSC_per}

Figure 18-5. External Reset Timing (RST)




Figure 18-6. Power-On Reset Timing




Figure 18-7. Brown-Out Reset Timing




Figure 18-8. Software Reset Timing




Figure 18-9. Watchdog Reset Timing





Figure 18-10. LDO Reset Timing



18.2.5 Sleep Modes

Table 18-12. Sleep Modes AC Characteristics^a

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
D1	t _{WAKE_S}	Time to wake from interrupt in sleep or deep-sleep mode, not using the PLL	-	-	7	system clocks
D2	t _{WAKE_PLL_S}	Time to wake from interrupt in sleep or deep-sleep mode when using the PLL	-	-	T _{READY}	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

18.2.6 General-Purpose I/O (GPIO)

Note: All GPIOs are 5 V-tolerant.

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
		2-mA drive		17	26	ns
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of V _{DD})	4-mA drive		9	13	ns
		8-mA drive		6	9	ns
	55,	8-mA drive with slew rate control	1	10	12	ns
		2-mA drive		17	25	ns
+	GPIO Fall Time (from 80% to 20%	4-mA drive	1	8	12	ns
t _{GPIOF}	of V _{DD})	8-mA drive		6	10	ns
		8-mA drive with slew rate control	1	11	13	ns

Table 18-13. GPIO Characteristics

18.2.7 Analog-to-Digital Converter

Table 18-14. ADC Characteristics^a


Parameter	Parameter Name	Min	Nom	Max	Unit		
	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V		
V _{ADCIN}	Minimum single-ended, full-scale analog input voltage	0.0	-	-	V		
	Maximum differential, full-scale analog input voltage	-	-	1.5	V		
	Minimum differential, full-scale analog input voltage	0.0	-	-	V		
Ν	Resolution		10		bits		
f _{ADC}	ADC internal clock frequency ^b	18	MHz				
t _{ADCCONV}	Conversion time ^c		μs				
f ADCCONV	Conversion rate ^c		260.417		k samples/s		
t _{LT}	Latency from trigger to start of conversion	-	2	-	system clocks		
۱ _L	ADC input leakage	-	-	±3.0	μΑ		
R _{ADC}	ADC equivalent resistance	-	-	10	kΩ		
C _{ADC}	ADC equivalent capacitance	0.9	1.0	1.1	pF		
EL	Integral nonlinearity error	-	-	±3	LSB		
ED	Differential nonlinearity error	-	-	±2	LSB		
E _O	Offset error	-	-	+6 ^d	LSB		
E _G	Full-scale gain error	-	-	±3	LSB		
E _{TS}	Temperature sensor accuracy	-	-	±5	°C		

a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

b. The ADC must be clocked from the PLL or directly from an external clock source to operate properly.

c. The conversion time and rate scale from the specified number if the ADC internal clock frequency is any value other than 16.667 MHz.

d. The offset error listed above is the conversion result with 0 V applied to the ADC input.






Table 18-15. ADC Module Internal Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{REFI}	Internal voltage reference for ADC	-	3.0	-	V
E _{IR}	Internal voltage reference error	-	-	±2.5	%


18.2.8 Synchronous Serial Interface (SSI)

Table 18-16. SSI Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	0.5	-	t clk_per
S3	t _{clk_low}	SSIClk low time	-	0.5	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time ^a	-	6	10	ns
S5	t _{DMd}	Data from master valid delay time	0	-	1	system clocks
S6	t _{DMs}	Data from master setup time	1	-	-	system clocks
S7	t _{DMh}	Data from master hold time	2	-	-	system clocks
S8	t _{DSs}	Data from slave setup time	1	-	-	system clocks
S9	t _{DSh}	Data from slave hold time	2	-	-	system clocks

a. Note that the delays shown are using 8-mA drive strength.












Figure 18-14. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

18.2.9 Analog Comparator

Table 18-17. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{HR}	Resolution high range	-	V _{DD} /31	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /23	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device which is calculated as follows:

```
Max Baud Rate = System Clock Frequency / 16
```

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 405 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 516).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
The Co	rtex-M3	Process	sor												
R0, type F	R/W, , reset	- (see pag	e 49)												
							DA	ATA							
							DA	ATA							
R1, type F	R/W, , reset	- (see pag	e 49)												
								ATA							
		,	40)				DA	ATA							
R2, type F	R/W, , reset	- (see pag	e 49)					ATA							
								ATA ATA							
R3, type F	R/W, , reset	- (see pag	e 49)				2.								
							DA	ATA							
							DA	ATA							
R4, type F	R/W, , reset	- (see pag	e 49)												
								ATA							
							DA	ATA							
R5, type F	R/W, , reset	- (see pag	e 49)												
P6 type P	R/W, , reset	(500 020	0.40)				Di	ATA							
Ko, type r	vw, , reset	- (see pag	e 49)				DA	ATA							
								ATA							
R7, type F	R/W, , reset	- (see pag	e 49)												
							DA	ATA							
							DA	λТА							
R8, type F	R/W, , reset	- (see pag	e 49)												
								ATA							
							DA	ATA							
R9, type F	R/W, , reset	- (see pag	e 49)												
								ATA ATA							
R10. type	R/W, , rese	t - (see na	ae 49)				Dr								
, ., ppo	,,	(000 pu	.90 .07				DA	ATA							
								ATA							
R11, type	R/W, , rese	t - (see pa	ge 49)												
							DA	ATA							
							DA	ATA							
R12, type	R/W, , rese	et - (see pa	ge 49)												
								ATA ATA							
SP type F	R/W, , reset	- (see neg	e 50)				DF								
or, type r	, 10381	(ace hag	,					8P							
								»P							
LR, type F	R/W, , reset	0xFFFF.F	FFF (see pa	ige 51)											
							LI	NK							
							LI	NK							
PC, type I	R/W, , reset	- (see pag	je 52)												
								С							
							F	2º							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	25 9	8	7	6	5	4	3	2	17	0
	R/W, , rese				10	3	0		0	5	4	5	2	1	0
N N	Z	C	V V	Q Q		/ IT	THUMB								
IN	2		/ IT	Q	101	/ 11	THOMB						NUM		
PRIMASK	, type R/W,			see nage 57	7)										
Trainizaora,	, , , , ,	10001 040			,										
															PRIMASK
FAULTMA	SK, type R/	W., reset	0x0000.000	0 (see page	58)										
		,,		e (ooo page	,,										
															FAULTMASK
BASEPRI,	, type R/W, ,	reset 0x0	000.0000 (s	ee page 59)										
					,										
									BASEPRI						
CONTROL	_, type R/W,	, reset 0x	0000.0000 (see page 6	0)			1				1			
														ASP	TMPL
Cortex-	M3 Perip	herals													
	Timer (S		Registe	ers											
	E000.E000		3.010	-											
STCTRL, t	type R/W, o	ffset 0x010), reset 0x0	000.0000											
															COUNT
													CLK_SRC	INTEN	ENABLE
STRELOA	D, type R/W	l, offset 0x	014, reset	0x0000.000	0										
											REL	OAD			
							REL	.OAD							
STCURRE	NT, type R/	WC, offset	0x018, res	et 0x0000.	0000										
											CUR	RENT			
							CUR	RENT							
Cortex-	M3 Perip	herals													
Nested	Vectored	l Interru	pt Cont	roller (N	VIC) Reg	gisters									
Base 0xE	E000.E000														
EN0, type	R/W, offset	0x100, res	set 0x0000.	0000											
								I	NT						
							11	NT							
DIS0, type	e R/W, offse	t 0x180, re	set 0x0000	.0000											
									NT						
							11	NT							
PEND0, ty	/pe R/W, off	set 0x200,	reset 0x00	00.000											
									NT						
							11	NT							
UNPEND0), type R/W,	offset 0x2	80, reset 0:	<0000.0000											
									NT						
								NT							
ACTIVE0,	type RO, of	iset 0x300	, reset ux0	000.0000					NT						
								I NT	NT						
	D/W offer	+ 0x400	eat 0x0000	0000				N I							
PRIU, type	R/W, offse	ux400, re	set uxuuuu	.0000				1	INTO						
	INTD INTB								INTC						
DDI4 to read		0.404	eat Avenage	0000					INTA						
гкп, туре	R/W, offse	. ux4u4, ľe	381 UXUUUU						INTC						
	INTD														
	INIB								INTA						

04	00	00						00	00	04					16
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	0
	e R/W, offse				10	5	0	,	Ū	5	-	5	2		0
, i j p	INTD								INTC						
	INTB								INTA						
PRI3, type	e R/W, offse	t 0x40C, re	eset 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI4, type	e R/W, offse	t 0x410, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI5, type	e R/W, offse	t 0x414, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI6, type	e R/W, offse	t 0x418, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI7, type	e R/W, offse	t 0x41C, r	eset 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
SWTRIG,	type WO, o	ffset 0xF0), reset 0x0	000.0000											
													INTID		
System	M3 Perip Control	Block (SCB) Re	gisters		1			I						
System Base 0xB	Control	Block (reset 0x410	F.C231		1									
System Base 0xB	Control	Block (F.C231	PAR	RTNO			VA	R				DN EV	
System Base 0xE CPUID, ty	Control	Block (et 0xD00,	reset 0x410 IM	F.C231 IP		RTNO			VA	R					
System Base 0xE CPUID, ty	Di Control 2000.E000 pe RO, offs	Block (et 0xD00,	reset 0x410 IM 04, reset 0x	F.C231				ISRPRE	VA	R					PEND
System Base 0xE CPUID, ty INTCTRL,	Di Control 2000.E000 pe RO, offs	Block (et 0xD00,	reset 0x410 IM 04, reset 0x	F.C231	PENDSTSET			ISRPRE	1	R		VEC		EV	PEND
System Base 0xE CPUID, ty INTCTRL, NMISET	type R/W, o	Block (et 0xD00, offset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231 IP 0000.0000 UNPENDSV RETBASE	PENDSTSET			ISRPRE	1	R		VEC	RI	EV	PEND
System Base 0xE CPUID, ty INTCTRL, NMISET	type R/W, o	Block (et 0xD00, offset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231 IP 0000.0000 UNPENDSV RETBASE	PENDSTSET			ISRPRE	1	R		VEC	RI	EV	PEND
System Base 0xE CPUID, ty INTCTRL, NMISET	type R/W, o	Block (et 0xD00, offset 0xD0 PEND ffset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231	PENDSTSET			ISRPRE	ISRPEND	R		VEC	RI	EV	PEND
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE,	type R/W, o	Block () et 0xD00, offset 0xD0 PEND Ffset 0xD0 BASE	reset 0x410 IV 04, reset 0x PENDSV 8, reset 0x0 OFF	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET	PENDSTSET			ISRPRE	ISRPEND	R		VEC	RI	EV	PEND
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE,	type R/W, o	Block () et 0xD00, offset 0xD0 PEND Ffset 0xD0 BASE	reset 0x410 IV 04, reset 0x PENDSV 8, reset 0x0 OFF	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET	PENDSTSET		VECT		ISRPEND	R		VEC	RI	EV	PEND
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE,	type R/W, o	Block () et 0xD00, offset 0xD0 PEND Ffset 0xD0 BASE	reset 0x410 IV 04, reset 0x PENDSV 8, reset 0x0 OFF	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET	PENDSTSET				ISRPEND	R		VEC	RI	EV	
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	type R/W, o	Block () et 0xD00, offset 0xD00, PEND ffset 0xD00 BASE set 0xD0C,	reset 0x410 IN 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R		VEC	RI	EV VECF	
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	type R/W, offs	Block () et 0xD00, offset 0xD00, PEND ffset 0xD00 BASE set 0xD0C,	reset 0x410 IN 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R		VEC	RI CACT SYSRESREQ	EV VECF	
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	type R/W, offs , type R/W, offs	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R	SEVONPEND	VEC	RI CACT SYSRESREQ	EV VECF	
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	type R/W, offs	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R	SEVONPEND	VEC	RI CACT SYSRESREQ	EV VECF	
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	type R/W, offs , type R/W, offs	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL	type R/W, offs vecching type R/W, offs type R/W, offs	Block (et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xC	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 114, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR			ISRPEND	R	SEVONPEND	VEC	RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL	type R/W, offs , type R/W, offs	Block (et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xC	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 114, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR			ISRPEND OFFSET	R			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL	type R/W, offs veccpe R/W, offs , type R/W, offs , type R/W, offs , type R/W, offs , type R/W, offs	Block (et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xC	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 114, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL SYSPRI1,	type R/W, offs vecce type R/W, offs type R/W, offs cype R/W, offs , type R/W, type R/W, offs type R/W, offs	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR			ISRPEND OFFSET	R			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL SYSPRI1,	Control 2000.E000 pe RO, offs type R/W, offs vECF type R/W, offs , type R/W, , type R/W, type R/W, offs BUS type R/W, offs	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL SYSPRI1,	type R/W, offs vecce type R/W, offs type R/W, offs cype R/W, offs , type R/W, type R/W, offs type R/W, offs	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL SYSPRI1, SYSPRI2,	Control 2000.E000 pe RO, offs type R/W, offs type R/W, offs pe R/W, offs , type R/W, offs , type R/W, offs bus type R/W, offs SVC	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xC offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0x 114, reset 0x 114, reset 0x	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 0000.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xf CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRL SYSPRI1, SYSPRI2,	Control 2000.E000 pe RO, offs type R/W, offs vECF type R/W, offs , type R/W, , type R/W, type R/W, offs BUS type R/W, offs	Block () et 0xD00, offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xC offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0x 114, reset 0x 114, reset 0x	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 0000.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ	EV VECF	VECTRESE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSHND	CTRL, type	R/W, offse	t 0xD24, re:	set 0x0000.	0000										
													USAGE	BUS	MEM
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA		BUSA	MEMA
FAULTST	AT, type R/\	N1C, offse	t 0xD28, res	set 0x0000.	0000										
						DIV0	UNALIGN					NOCP	INVPC	INVSTAT	UNDEF
BFARV			BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV			MSTKE	MUSTKE		DERR	IERR
HFAULTS	STAT, type R	/W1C, offs	et 0xD2C, i	reset 0x000	0.0000										
DBG	FORCED														
														VECT	
MMADDR	R, type R/W,	offset 0xD	034, reset -												
							AD	DR							
							AD	DR							
FAULTAD	DR, type R	/W, offset (0xD38, rese	et -											
							AD								
							AD	DR							
Cortex	-M3 Perij	pherals													
	y Protec		t (MPU)	Register	s										
Base 0xl	E000.E000)													
MPUTYPE	E, type RO,	offset 0xD	90, reset 0)	×0000.0800											
											IRE	GION			
				GION											SEPARAT
MPUCTR	L, type R/W	, offset 0xl	D94, reset 0	x0000.0000)										
													PRIVDEFEN	HFNMIENA	ENABLE
MPUNUM	IBER, type I	R/W, offset	t 0xD98, res	set 0x0000.0	0000										
														NUMBER	
MPUBAS	E, type R/W	, offset 0x	D9C, reset	0x0000.000	0										
							AD	DR			VALID				
	F4 6 D 4	N - 55 4 0	DAA		ADDR						1.1210			REGION	
MPUBAS	E1, type R/\	W, offset 0	xDA4, reset	t 0x0000.00			40							REGION	
MPUBAS	E1, type R/\	W, offset 0	xDA4, reset	t 0x0000.00	00		AD	DR							
					00 ADDR		AD	DR			VALID			REGION	
	E1, type R/\ E2, type R/\				00 ADDR										
					00 ADDR 00		AD				VALID			REGION	
MPUBAS	E2, type R/\	W, offset 0	xDAC, rese	t 0x0000.00	ADDR ADDR ADDR										
MPUBAS		W, offset 0	xDAC, rese	t 0x0000.00	ADDR ADDR ADDR		AD	DR			VALID			REGION	
MPUBAS	E2, type R/\	W, offset 0	xDAC, rese	t 0x0000.00	ADDR ADDR ADDR		AD				VALID			REGION	
MPUBAS MPUBAS	E2, type R/	W, offset 0 W, offset 0	xDAC, rese xDB4, reset	t 0x0000.00 t 0x0000.00	ADDR ADDR ADDR ADDR		AD	DR			VALID			REGION	
MPUBAS MPUBAS	E2, type R/\	W, offset 0 W, offset 0	xDAC, rese xDB4, reset	t 0x0000.00 t 0x0000.00	ADDR ADDR ADDR ADDR	AP	AD	DR			VALID		S	REGION	В
MPUBAS MPUBAS	E2, type R/	W, offset 0 W, offset 0	xDAC, rese xDB4, reset DA0, reset (XN	t 0x0000.00 t 0x0000.00	ADDR ADDR ADDR ADDR	AP	AD	DR			VALID VALID VALID	SIZE	S	REGION	B
MPUBAS MPUBAS MPUATTF	E2, type R/	W, offset 0 W, offset 0 , offset 0x1	xDAC, reset xDB4, reset DA0, reset (XN SI	t 0x0000.00 t 0x0000.00 Dx0000.0000 RD	ADDR 00 ADDR 00 ADDR 00	AP	AD	DR			VALID VALID VALID	SIZE	S	REGION	
MPUBAS MPUBAS MPUATTF	E2, type R/\ E3, type R/\ R, type R/W	W, offset 0 W, offset 0 , offset 0x1	xDAC, reset xDB4, reset DA0, reset (XN SI	t 0x0000.00 t 0x0000.00 Dx0000.0000 RD	ADDR 00 ADDR 00 ADDR 00	AP	AD	DR			VALID VALID VALID	SIZE	S	REGION	
MPUBAS MPUBAS MPUATTF	E2, type R/\ E3, type R/\ R, type R/W	W, offset 0 W, offset 0 , offset 0x1	xDAC, reset xDB4, reset DA0, reset (XN SI cDA8, reset XN	t 0x0000.00 t 0x0000.00 Dx0000.0000 RD	ADDR 00 ADDR 00 ADDR 00		AD	DR			VALID VALID VALID TEX	SIZE		REGION REGION REGION	ENABLE
MPUBAS MPUBAS MPUATTF	E2, type R/\ E3, type R/\ R, type R/W	W, offset 0 W, offset 0 , offset 0x1 V, offset 0x	xDAC, reset xDB4, reset DA0, reset (XN SI xDA8, reset XN SI	t 0x0000.00 t 0x0000.000 Dx0000.0000 RD 0x0000.000	ADDR ADDR ADDR ADDR ADDR 00		AD	DR			VALID VALID VALID TEX			REGION REGION REGION	ENABLE
MPUBAS MPUBAS MPUATTF	E2, type R/M E3, type R/M R, type R/W R1, type R/W	W, offset 0 W, offset 0 , offset 0x1 V, offset 0x	xDAC, reset xDB4, reset DA0, reset (XN SI xDA8, reset XN SI	t 0x0000.00 t 0x0000.000 Dx0000.0000 RD 0x0000.000	ADDR ADDR ADDR ADDR ADDR 00		AD	DR			VALID VALID VALID TEX			REGION REGION REGION	ENABLE
MPUBAS MPUBAS MPUATTF	E2, type R/M E3, type R/M R, type R/W R1, type R/W	W, offset 0 W, offset 0 , offset 0x1 V, offset 0x	xDAC, reset xDB4, reset DA0, reset (XN SI xDA8, reset XN SI xDB0, reset XN	t 0x0000.00 t 0x0000.000 Dx0000.0000 RD 0x0000.000	ADDR ADDR ADDR ADDR ADDR 00	AP	AD	DR			VALID VALID VALID TEX TEX		S	REGION REGION REGION C C	ENABLI B ENABLI B
MPUBAS MPUBAS MPUATTF MPUATTF	E2, type R/M E3, type R/M R, type R/W R1, type R/W	W, offset 0 W, offset 0 , offset 0xl V, offset 0xl V, offset 0xl	xDAC, reset xDB4, reset DA0, reset (XN SI xDA8, reset XN SI xDB0, reset XN SI xN SI xDB0, reset	t 0x0000.00 t 0x0000.000 RD 0x0000.000 RD 0x0000.000 RD RD RD	00 ADDR 00 ADDR 00 ADDR 0 0 0	AP	AD	DR			VALID VALID VALID TEX TEX	SIZE	S	REGION REGION REGION C C	ENABLE B ENABLE B
MPUBAS MPUBAS MPUATTF MPUATTF	E2, type R/V E3, type R/W R, type R/W R1, type R/V R2, type R/V	W, offset 0 W, offset 0 , offset 0xl V, offset 0xl V, offset 0xl	xDAC, reset xDB4, reset DA0, reset (XN SI xDA8, reset XN SI xDB0, reset XN SI xN SI xDB0, reset	t 0x0000.00 t 0x0000.000 RD 0x0000.000 RD 0x0000.000 RD RD RD	00 ADDR 00 ADDR 00 ADDR 0 0 0	AP	AD	DR			VALID VALID VALID TEX TEX	SIZE	S	REGION REGION REGION C C	ENABLE B ENABLE

31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
	n Control		12	1	10	3	0		Ū				2		0
-	400F.E000														
DID0, type	e RO, offset	t 0x000, res	set - (see p	age 164)											
		VER													
			MA	JOR							MIN	IOR			
PBORCTL	_, type R/W	offset 0x0	30, reset 0	x0000.7FFI	D (see page	e 166)									
						BOF	RTIM							BORIOR	BORWT
LDOPCTL	., type R/W,	offset 0x0	34, reset 0	x0000.0000) (see page	167)									
	DO - # + +				400							VA	DJ		
RIS, type	RO, offset	0x050, rese	et 0x0000.0	1000 (see pa	age 168)										
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC. type	R/W, offset	0x054 res	set 0x0000	.0000 (see r	page 169)				· LEINO	52110			230110	201110	
, ., ., .,	,														
									PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
MISC, typ	e R/W1C, o	ffset 0x058	3, reset 0x0	0000.0000 (see page 17	70)							1	1	
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC, typ	pe R/W, offs	et 0x05C, ı	reset - (see	e page 171)											
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	t 0x060, re	set 0x078E		e page 172)										
		DWDDN	OFN	ACG	DULVED	SYS	SDIV		USESYSDIV	000	USEPWMDIV	10001/50	PWMDIV	1000010	MODODIC
DI LOCO		PWRDN	OEN	BYPASS			XI	AL		USC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCEIS
PLLCFG,	type RO, of	iset uxu64	, reset - (se	ee page 176)										
C	D					F							R		
	CFG, type	R/W, offset	t 0x144, res	set 0x0780.	0000 (see p										
		,				,									
															IOSC
CLKVCLR	R, type R/W,	offset 0x1	50, reset 0	x0000.0000) (see page	178)		1				1			
															VERCLR
LDOARST	Г, type R/W,	offset 0x1	60, reset 0	x0000.0000	(see page	179)	-							-	
															LDOARST
DID1, type	e RO, offset		set - (see p	age 180)							DAD	TNO			
	VE	ĒR			F/	AM			TEMP			TNO KG	ROHS	0	JAL
	RO, offset	0x008 ros	ot 0x0007	0007 (see p	200 182)						F	10	KOH3	Q	
Doo, type	no, unset	UNUUO, FES	οι υλυθυ/.	uuu (see p	aye 102)		SRA	MSZ							
								SHSZ							
DC1, type	RO, offset	0x010, res	et 0x0011.	91BF (see r	page 183)										
		.,		(J ,						PWM				ADC
	MINS	YSDIV				MAXA	DCSPD	MPU		TEMPSNS	PLL	WDT	SWO	SWD	JTAG
DC2, type	RO, offset	0x014, res	et 0x0303.	0011 (see p	age 185)										
						COMP1	COMP0							TIMER1	TIMER0
											SSI0				UART0
DC3, type	RO, offset	0x018, res	et 0x8507.	0FC3 (see p	bage 186)										
															4000
32KHZ				C10	CCP2	C1MINUS	CCP0		COMINUS				ADC2	ADC1 PWM1	ADC0 PWM0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C4, type	RO, offset	0x01C, res	set 0x0000.	.001F (see p	age 188)										
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, ty	pe R/W, of	fset 0x100	, reset 0x00	0000040 (se	e page 189)							-		
											PWM				ADC
						MAXA	DCSPD					WDT			
SCGC0, ty	pe R/W, off	iset 0x110,	reset 0x00	0000040 (se	e page 191)									
											PWM				ADC
						MAXA	DCSPD					WDT			
DCGC0, ty	pe R/W, of	fset 0x120	, reset 0x00	0000040 (se	e page 193	5)									
											PWM				ADC
												WDT			
RCGC1, ty	pe R/W, of	fset 0x104	, reset 0x00	0000000 (se	e page 195										
						COMP1	COMP0				0.011			TIMER1	TIMER0
											SSI0				UART0
SCGC1, ty	pe R/W, off	set 0x114,	, reset 0x00	0000000 (se	e page 197		001/75								
						COMP1	COMP0				0010			TIMER1	TIMER0
											SSI0				UART0
DCGC1, ty	pe R/W, of	rset 0x124	, reset 0x00	0000000 (se	e page 199		001175							TP	TIN 455
						COMP1	COMP0				0010			TIMER1	TIMER0
	- DAM - 6					<u> </u>					SSI0				UART0
RCGC2, ty	pe k/w, on	rset 0x108	, reset uxut	0000000 (se	e page 201)									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
80002 hr	na D/M aff		react 0x00		0 0000 202	\					GFIDE	GFIOD	GFIOC	GFIUB	GFIOA
SCGC2, ty	perk/w, on	set 0x118,	, reset uxuu	0000000 (se	e page 202)									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2 ty	ne R/W of	feat Av128	reset 0x00	 0000000 (se	e nage 204)					OFICE		01100	01100	0110/1
50002, ty	pe law, of	1361 UX 120	, 16361 07.01		c page 204	·)									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, tv	pe R/W. off	set 0x040	reset 0x00	 0000000 (se	e page 206)					01102	01105	0.100	01.105	0.10/1
ontonto, ty	pe rant, en	001 02040,			e page 200	,					PWM				ADC
												WDT			7120
SRCR1. tv	pe R/W. off	set 0x044	reset 0x00	 0000000 (se	e nage 207)									
	pe 1211, ell				o page zer	, COMP1	COMP0							TIMER1	TIMER0
						001111	0011110				SSI0				UART0
SRCR2. tv	pe R/W. off	set 0x048.	. reset 0x00	l 0000000 (se	e page 208)									
- / 3						,									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Internal	Memory	,		1		1		<u> </u>				1			
Flash M	emory C		Register	s (Flash	Control	Offset)									
	00F.D000														
FMA, type	R/W, offse	t 0x000, re	set 0x0000	0.0000								1			
									FOFT						
	DAM - 11			0000				UF	FSET						
FMD, type	R/W, offse	t 0x004, re	set 0x0000	0.0000				Ŧ۸							
							DA								
							DA	IA							
-MC, type	R/W, offse	t 0x008, re	set 0x0000	0.0000				(F) (
							WR	КЕY				0.000			14/5-55
												COMT	MERASE	ERASE	WRITE

31	30 14	29 13	28	27	26 10	25	24	23 7	22	21	20	19	18	17	16
15		-	12	11	10	9	8	1	6	5	4	3	2	1	0
CRIS, ty	/pe RO, offse	et 0x00C, r	eset 0x000	0.0000											
														DDIO	4.010
														PRIS	ARIS
CIM, typ	oe R/W, offse	et 0x010, re	eset 0x0000	0.0000											
														PMASK	AMAS
⁻ CMISC,	type R/W1C	, offset 0x	014, reset 0)x0000.000	0										
														PMISC	AMISC
Interna	al Memory	/													
Flash N	Memory P	rotectio	on Regis	ters (Sy	stem Co	ontrol Of	fset)								
Base 0x	400F.E000														
JSECRL,	, type R/W, o	ffset 0x14	0, reset 0x1	13											
											US	EC			
MPRE, t	type R/W, off	fset 0x130,	, reset 0x80	00.00FF											
D	BG							READ	ENABLE						
							READ_	ENABLE							
MPPE, t	type R/W, off	iset 0x134.	, reset 0x00	00.00FF											
							PROG	ENABLE							
								ENABLE							
GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base: ort E base:	0x4000.6 0x4000.7	000 000 000)										
GPIO Po GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000)x0000.000		237)									
GPIO Po GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base: ort E base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000	9x0000.000(e 237)									
GPIO Po GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base: ort E base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000)x0000.000(e 237)					DA	TA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT	ort B base: ort C base: ort D base: ort E base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 5000 000 000 000, reset 0		0 (see page						DA	 \TA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT	ort B base: ort C base: ort D base: ort E base: rA, type R/W	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 5000 000 000 000, reset 0		0 (see page						DA	 NTA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT	ort B base: ort C base: ort D base: ort E base: rA, type R/W	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 5000 000 000 000, reset 0		0 (see page							IR			
gpio po gpio po gpio po gpiodat gpiodat	ort B base: ort C base: ort D base: ort E base: rA, type R/W	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 000 000 000, reset 0 0, reset 0x0	0000.0000 (0 (see page	238)									
gpio po gpio po gpio po gpiodat gpiodat	ort B base: ort C base: ort C base: ort E base: rA, type R/W, , type R/W, c	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 000 000 000, reset 0 0, reset 0x0	0000.0000 (0 (see page	238)									
gpio po gpio po gpio po gpiodat gpiodat	ort B base: ort C base: ort C base: ort E base: rA, type R/W, , type R/W, c	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 000 000 000, reset 0 0, reset 0x0	0000.0000 (0 (see page	238)					D				
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT GPIODIR	ort B base: ort C base: ort C base: ort E base: rA, type R/W, , type R/W, c	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 offset 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (000.0000 (se	0 (see page see page 2 see page 23	9)					D	IR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT GPIODIR	ort B base: ort C base: ort D base: ort E base: rA, type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 offset 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (000.0000 (se	0 (see page see page 2 see page 23	9)					D	IR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT GPIODIR	ort B base: ort C base: ort D base: ort E base: rA, type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 offset 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (000.0000 (se	0 (see page see page 2 see page 23	9)					D	IR			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t	ort B base: ort C base: ort D base: ort E base: rA, type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x40 isset 0x404,	000 000 000 000, reset 0 0, reset 0x0 , reset 0x00 8, reset 0x0	0000.0000 (se	0 (see page see page 23 see page 23	9)					D	IR S			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIODIR GPIOIBE	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off type R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x40 isset 0x404,	000 000 000 000, reset 0 0, reset 0x0 , reset 0x00 8, reset 0x0	0000.0000 (se	0 (see page see page 23 see page 23	9)					D	IR S			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off type R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x40 isset 0x404,	000 000 000 000, reset 0 0, reset 0x0 , reset 0x00 8, reset 0x0	0000.0000 (se	0 (see page see page 23 see page 23	9)					I I I I I I I	IR S			
GPIO PC GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIS, t	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off type R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 offset 0x404 ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 6, reset 0x00 6, reset 0x00	0000.0000 (se	0 (see page 2 see page 23 see page 23 see page 2	238) 99) 240) 241)					I I I I I I I				
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIS, t	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off ype R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 offset 0x404 ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 6, reset 0x00 6, reset 0x00	0000.0000 (se	0 (see page 2 see page 23 see page 23 see page 2	238) 99) 240) 241)					I I I I I I I				
GPIO PC GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIS, t	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off ype R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 offset 0x404 ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 6, reset 0x00 6, reset 0x00	0000.0000 (se	0 (see page 2 see page 23 see page 23 see page 2	238) 99) 240) 241)					D I I IE				
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIBE, GPIOIEV,	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off ype R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x404 ffset 0x404, ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 8, reset 0x00 , reset 0x00	0000.0000 (se	0 (see page 2 see page 2 see page 2 see page 2 see page 2	238) 9) 240) 241) 22)					D I I IE				
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIBE, GPIOIEV,	ort B base: ort C base: ort D base: ort E base: rA, type R/W, of type R/W, off type R/W, of	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x404 ffset 0x404, ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 8, reset 0x00 , reset 0x00	0000.0000 (se	0 (see page 2 see page 2 see page 2 see page 2 see page 2	238) 9) 240) 241) 22)					D I I IE				
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIBE, GPIOIEV,	ort B base: ort C base: ort D base: ort E base: rA, type R/W, of type R/W, off type R/W, of	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x404 ffset 0x404, ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 8, reset 0x00 , reset 0x00	0000.0000 (se	0 (see page 2 see page 2 see page 2 see page 2 see page 2	238) 9) 240) 241) 22)									
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIEV, GPIOIEV, GPIOIEV,	ort B base: ort C base: ort D base: ort E base: rA, type R/W, of type R/W, off type R/W, of	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x40 iset 0x404, iffset 0x404, iffset 0x404 ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x0 , reset 0x00 8, reset 0x00 , reset 0x00 , reset 0x00	0000.0000 (se	0 (see page 2 'see page 23 see page 23 see page 24 ee page 24 ee page 24	238) 9) 240) 241) 221 23)						 R 			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIEV, GPIOIEV, GPIOIEV,	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off type R/W, off , type R/W, off type R/W, off , type R/W, off , type R/W, off (A, type R/W,	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x40 iset 0x404, iffset 0x404, iffset 0x404 ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x0 , reset 0x00 8, reset 0x00 , reset 0x00 , reset 0x00	0000.0000 (se	0 (see page 2 'see page 23 see page 23 see page 24 ee page 24 ee page 24	238) 9) 240) 241) 221 23)						 R 			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODAT GPIODIR GPIOIBE, GPIOIEV, GPIOIEV,	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off type R/W, off , type R/W, off type R/W, off , type R/W, off , type R/W, off (A, type R/W,	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x40 offset 0x40 iset 0x404, iffset 0x404, iffset 0x404 ffset 0x404 ffset 0x404	000 000 000 000, reset 0 0, reset 0x0 , reset 0x00 8, reset 0x00 , reset 0x00 , reset 0x00	0000.0000 (se	0 (see page 2 'see page 23 see page 23 see page 24 ee page 24 ee page 24	238) 9) 240) 241) 221 23)						 R 			
3PIO PC 3PIO PC 3PIO PC 3PIO PC 3PIODAT 3PIOIS, t 3PIOIS, t 3PIOIEV, 3PIOIEV, 3PIOIEV, 3PIOIES, 3PIOIES,	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off ype R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 inffset 0x400 inffset 0x404 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x400 iffset 0x410 iffset 0x4110	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 c, reset 0x00 1, reset 0x00 3, reset 0x00	0000.0000 (se	0 (see page 2 see page 2	238) 99) 240) 241) 241) 241) 43) 44)						 IR S S S S E S C V A E S S S S S			
GPIO PC GPIO PC GPIO PC GPIO PC GPIODAT GPIODAT GPIOIS, t GPIOIS, t GPIOIEV, GPIOIEV, GPIOIEV, GPIOIES, GPIOIES,	ort B base: ort C base: ort D base: ort E base: (A, type R/W, off type R/W, off , type R/W, off type R/W, off , type R/W, off , type R/W, off (A, type R/W,	0x4000.5 0x4000.6 0x4000.7 0x4002.4 inffset 0x400 inffset 0x404 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x400 iffset 0x410 iffset 0x4110	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 c, reset 0x00 1, reset 0x00 3, reset 0x00	0000.0000 (se	0 (see page 2 see page 2	238) 99) 240) 241) 241) 241) 43) 44)						 IR S S S S E S C V A E S S S S S			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOAFS	EL, type R/	N, offset 0	x420, reset	: - (see page	e 246)										
											AFS	SEL			
CRIODRA	D tuno D/M	l offeet Ox	E00 react (E (000 000	249)									
GFIODR2	R, type R/W	, onset ux	500, reset t		r (see page	= 240)		1							
											DR	2V2			
GPIODR4	R, type R/W	, offset 0x	504, reset (0x0000.000	0 (see page	e 249)									
											DR	2V4			
CRIODRA	R, type R/W	l offeet Ox	509 rooot (0 (000 000	250)									
GFIODROI	к, туре к/м	, onset ux	500, 18581 (• (see page	= 200)		1							
											DR	8V8			
GPIOODR	, type R/W,	offset 0x5	OC, reset 0	x0000.0000	(see page	251)									
											O	DE			
GPIOPIIP	, type R/W,	offset Over	10 resot Av		(see nade	252)		I							
SI IOF UK	, type 10.44,	01301 043	10, 10301 03		(See page	-52)									
											Pl	JE			
GPIOPDR	, type R/W,	offset 0x5	14, reset 0x	<0000.0000	(see page	253)									
											P	DE			
GPIOSLR.	, type R/W,	offset 0x51	18. reset 0x	0000.0000	(see page 2	254)									
	, ., ,				(
											SI	۲L			
GPIODEN	, type R/W,	offset 0x5	1C, reset 0	x0000.00FF	(see page	255)	_								
											DE	EN			
GPIOPerip	phID4, type	RO, offset	0xFD0, res	set 0x0000.	0000 (see p	page 256)									
-															
											PI				
											FI	D4			
GPIOPerip	phID5, type	RO, offset	0xFD4, res	set 0x0000.	0000 (see p	page 257)									
											PI	D5			
GPIOPerip	phID6, type	RO, offset	0xFD8, res	set 0x0000.	0000 (see p	page 258)									
											PI	D6			
GRIODer	abiD7 6	PO offers		Eat Ducago	0000 /200	page 350)		1				-			
GPIOPerip	phID7, type	RO, offset	UXFDC, re	5et 0X0000	(see	page 259)									
											PI	D7			
GPIOPerip	phID0, type	RO, offset	0xFE0, res	set 0x0000.	0061 (see p	bage 260)									
											PI	D0			
GPIOPari	phID1, type	RO offect		at 0v0000	0000 (800 -	261)		1							
GFIOFerip	лавт, туре	NO, UNSEL	UNI 14, 165		uuu (see p	Jaye 201)									
											PI	D1			
GPIOPerip	phID2, type	RO, offset	0xFE8, res	set 0x0000.	0018 (see p	oage 262)									
											PI	D2			
GRIOParis	phID3, type	PO offect	OVEEC -	ent Ox0000	0001 (000	page 262)		1							
GFIOPerip	onius, type	NO, UNSET	VAFEC, PE	Set 0X0000	(see	paye 203)									
											PI	D3			

				07		05							10	47	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	IIID0, type F						0	1	0	5	4	3	2	1	0
SFIOFCE	indo, type r	to, onset	UXFFU, IESE		UUD (see p	aye 204)									
											CI	D0			
GPIOPCe	IIID1, type F	RO, offset	0xFF4, rese		0F0 (see p	age 265)		<u> </u>							
			•		•••• (000 p	ugo 200)									
											CI	D1			
GPIOPCe	IIID2, type F	20 offset	OxFE8 rese	 -t 0x0000 0	005 (see n:	age 266)									
			ожі і о, і оос		(000 p.	ugo 2007									
											CI	D2			
GPIOPCe	IIID3, type F	RO. offset	0xFFC, res	 et 0x0000.0	0 B1 (see r	page 267)		1							
	., .,	-,			- (
											CI	D3			
	I-Purpos		rs	1											
Timer1 b	ase: 0x40 ase: 0x40	03.1000													
SPTMCFO	G, type R/W	, offset 0x	000, reset 0	0x0000.000	0 (see page	e 280)									
														0071-07	
						00.0								GPTMCFG	i
GPTMTAN	MR, type R/	N, offset 0	x004, reset	0x0000.00	00 (see pa	ge 281)									
													TIONE		
						000						TAAMS	TACMR	IA	MR
SPIMIB	MR, type R/	W, offset u	1x008, reset	0x0000.00	00 (see pa	ge 283)									
												TRAMO	TROMP	TD	
						005						TBAMS	TBCMR	IB	MR
GPIMCIL	_, type R/W,	offset ux	JUC, reset u	120000.0000	(see page	e 285)									
		TROTE				TROTALL	TDEN			TAOTE	DTOEN			TACTALL	TAEN
COTMING	TBPWML	TBOTE	10			TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	IAE	/ENT	TASTALL	TAEN
GPTIVIIIVIR	R, type R/W,	onset uxt	Jio, reset u	1	(see page	200)									
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIN
COTMPIS	, type RO, o	ffeat 0x01	C reset 0x	0000 0000			TBTOIM						CALIN	CAIVIIIVI	AIOIN
GF HWIXIS	, type no, t	JIISEL UAU	IC, IESEL UX		(see page)	290)									
					CBERIS	CRMPIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATOPI
COTMMIS	6, type RO, 6	offect 0x0	20 reset 0x	0000 0000			IBIONIS						CALINIS	CAWING	AION
	, type KO, i	JIJGEL UXU	23, 1838L UX		(see page a										
					CBEMIS	CBMMIS	TRTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOM
GPTMICP	l, type W1C	offset 0v	024 resot 0	×0000 0000			1010MIB						UNLIVIIO	Graviviiviið	
	, type witc	, onset ux	024, 1858(U		, see page										
					CBECINIT	CBMCINT	TRTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCIN
GPTMTA	LR, type R/	N offect A	x028 reent				15100int						SALOINT	CANCIN	IN OOIN
	Liv, type R/	, onset u			ii (see pa	age 294)	тли	LRH							
GPTMTPI	LR, type R/	W offeat (1x02C reco	t 0x0000 =	FFF (see of	age 205)									
	Lit, type K	, onset t			. i (see pa	uge 200)									
							TBI	I RI							
		ne R/M a	ffeat 0x020			see page 29									
	NAIGHR, LY	he L'M, 0	1138L UXU3U,	, reset UXFF	• (see page 29	,								
								/RH							
		no D/M	ffoot 0-024	*****			TAN	VIRL							
3P I WI BI	WAIGHR, ty	pe k/W, o	nset 0x034,	, reset ux00	JUU.FFFF (see page 29	()								
							TBN	//RL							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							-								
GPTMTA	PR, type R/V	v, onset u	kuso, reset	0x0000.000	uu (see pag	e 296)									
											TAF	PSR			
GPTMTB	PR, type R/	N, offset 0	x03C, reset	0x0000.00	00 (see pag	je 299)									
											TBF	PSR			
GPTMTA	PMR, type R	/W, offset	0x040, res	et 0x0000.0	0000 (see pa	age 300)									
											TAP	I SMR			
COTMTR	PMR, type F		0×044 ×00		000 /000 00	201)									
GFTWITE	гик, туре г	avv, onset	0.044, 165		looo (see pa	age 501)									
											TBP	SMR			
GPTMTA	R, type RO,	offset 0x04	48, reset 0>	FFFF.FFF	(see page	302)									
							TA	RH							
							TA	RL							
GPTMTB	R, type RO,	offset 0x0	4C, reset 0	x0000.FFFI	F (see page	303)									
							TR	l IRL							
10/							16								
	dog Time														
Base 0x	4000.0000														
WDTLOA	D, type R/W	, offset 0x	000, reset (xFFFF.FFF	F (see page	e 308)									
							WDT	Load							
							WDT	Load							
WDTVAL	UE, type RC	, offset 0x	004, reset	0xFFFF.FF	F (see pag	e 309)									
						,	WDT	Value							
								Value							
WDTOTI	t	<i>K</i>			(10)	WDI	value							
WDICIL	, type R/W, o	Silset uxuu	o, reset ux		(see page 3	10)									
														RESEN	INTEN
WDTICR,	type WO, o	ffset 0x000	C, reset - (s	ee page 31	1)										
							WDT	IntClr							
							WDT	IntClr							
WDTRIS,	type RO, of	fset 0x010	, reset 0x0	000.0000 (s	ee page 31	2)									
															WDTRIS
WDTMIC	type BO -	feat 0x04 4	rocot 0x0	000 0000 /-	200 0200 21	3)									
WD I WIS,	type RO, of	iset UXU14	, reset uxu	000.0000 (S	see page 31	5)									
															WDTMIS
WDTTES	T, type R/W,	offset 0x4	18, reset 0	x0000.0000	(see page	314)									
							STALL								
WDTLOC	K, type R/W	, offset 0x	C00, reset	0x0000.000	0 (see page	e 315)									
							WD1	Lock							
								Lock							
WDTDar	nhID4 +	PO 6#+		of 020000	0000 /000 -	246)									
vvD i Peri	phID4, type	RO, offset	UXFDU, res	Set 0X0000.	uuuu (see p	age 516)									
											PI	D4			
WDTPeri	phID5, type	RO, offset	0xFD4, res	et 0x0000.	0000 (see p	age 317)									
											PI	D5			
WDTPeri	phID6, type	RO, offset	0xFD8, res	set 0x0000.	0000 (see p	age 318)									
					, P	- ,									
											PI	l D6			
								1			PI	50			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ohID7, type						-		-	-					
											P	I ID7			
WDTPerip	phID0, type	RO, offset	0xFE0, res	et 0x0000.0	0005 (see	bage 320)									
											Р	ID0			
WDTPerip	ohID1, type	RO, offset	0xFE4, res	et 0x0000.(0018 (see	bage 321)									
											Р	D1			
WDTPerip	phID2, type	RO, offset	0xFE8, res	et 0x0000.0	0018 (see	bage 322)									
											P	D2			
WDTPerip	ohID3, type	RO, offset	0xFEC, res	et 0x0000.	0001 (see	page 323)						1			
											Р	D3			
WDTPCel	IID0, type F	cO, offset 0	x⊢⊢0, rese	t 0x0000.00	טער (see p	age 324)									
											C	ID0			
WDTPCA	IIID1, type F	20 offect 0	YEE4 rose	t 0x0000 or)F0 (see pr	age 325)					0				
WD IF Cel	пр , туре к	o, onset u	ALL 4, LESE		o (see pa	age 323)									
											С	ID1			
WDTPCel	IIID2, type F	RO. offset 0	xFF8. rese	t 0x0000.00	005 (see pa	age 326)						<u> </u>			
-	/ 31**	-,				<u> </u>									
											С	I ID2			
WDTPCel	IID3, type F	RO, offset 0	xFFC, rese	t 0x0000.0	0 B1 (see p	age 327)									
											С	ID3			
Analog Base 0x4	-to-Digit	al Conve	erter (AD)C)	-										
ADCACTS			k000, reset	0x0000.000	00 (see pag	ge 338)									
ADCACTS	4003.8000 SS, type R/\		k000, reset	0x0000.000	00 (see paç	ge 338)									
ADCACTS			k000, reset	0x0000.000	00 (see pag	ge 338)						ASEN3	ASEN2	ASEN1	ASEN0
		W, offset 0x										ASEN3	ASEN2	ASEN1	ASEN0
	SS, type R/\	W, offset 0x										ASEN3	ASEN2	ASEN1	ASEN0
	SS, type R/\	W, offset 0x										ASEN3	ASEN2 INR2	ASEN1 INR1	ASEN0
ADCRIS, 1	SS, type R/\	N, offset 0) fset 0x004	, reset 0x00	000.0000 (Si	ee page 33	39)									
ADCRIS, 1	SS, type R/\ type RO, of	N, offset 0) fset 0x004	, reset 0x00	000.0000 (Si	ee page 33	39)						INR3			
ADCRIS, 1 ADCIM, ty	SS, type R/\ type RO, of ype R/W, of	W, offset 0x fset 0x004 fset 0x008,	, reset 0x00 reset 0x00	000.0000 (si	ee page 33 ee page 34	0)									
ADCRIS, 1 ADCIM, ty	SS, type R/\ type RO, of	W, offset 0x fset 0x004 fset 0x008,	, reset 0x00 reset 0x00	000.0000 (si	ee page 33 ee page 34	0)						INR3	INR2	INR1	INR0
ADCRIS, 1 ADCIM, ty	SS, type R/\ type RO, of ype R/W, of	W, offset 0x fset 0x004 fset 0x008,	, reset 0x00 reset 0x00	000.0000 (se	ee page 33 ee page 34	0)						INR3 MASK3	INR2 MASK2	INR1 MASK1	INR0 MASK0
ADCRIS, 1 ADCIM, ty ADCISC, 1	SS, type R/N type RO, of ype R/W, of	W, offset 0x fset 0x004 fset 0x008, c, offset 0x	, reset 0x00 reset 0x00 00C, reset (00.0000 (se	ee page 33 ee page 34 00 (see pag	0) e 341)						INR3	INR2	INR1	INR0
ADCRIS, 1 ADCIM, ty ADCISC, 1	SS, type R/\ type RO, of ype R/W, of	W, offset 0x fset 0x004 fset 0x008, c, offset 0x	, reset 0x00 reset 0x00 00C, reset (00.0000 (se	ee page 33 ee page 34 00 (see pag	0) e 341)						INR3 MASK3	INR2 MASK2	INR1 MASK1	INR0 MASK0
ADCRIS, 1 ADCIM, ty ADCISC, 1	SS, type R/N type RO, of ype R/W, of	W, offset 0x fset 0x004 fset 0x008, c, offset 0x	, reset 0x00 reset 0x00 00C, reset (00.0000 (se	ee page 33 ee page 34 00 (see pag	0) e 341)						INR3 MASK3 IN3	INR2 MASK2 IN2	INR1 MASK1 IN1	INR0 MASK0 IN0
ADCIN, ty ADCISC, 1 ADCOSTA	SS, type R/N type RO, of ype R/W, off type R/W1C	W, offset 0x fset 0x004, fset 0x008, ;, offset 0x V1C, offset	, reset 0x00 reset 0x00 00C, reset (0x010, res	00.0000 (se	ee page 33 ee page 34 00 (see page 00000 (see p	99) 0) e 341) bage 342)						INR3 MASK3	INR2 MASK2	INR1 MASK1	INR0 MASK0
ADCRIS, 1 ADCIM, ty ADCISC, 1 ADCOSTA	SS, type R/N type RO, of ype R/W, of	W, offset 0x fset 0x004, fset 0x008, ;, offset 0x V1C, offset	, reset 0x00 reset 0x00 00C, reset (0x010, res	00.0000 (se	ee page 33 ee page 34 00 (see page 00000 (see p	99) 0) e 341) bage 342)						INR3 MASK3 IN3	INR2 MASK2 IN2	INR1 MASK1 IN1	INR0 MASK0 IN0
ADCRIS, 1 ADCIM, ty ADCISC, 1 ADCOSTA	SS, type R/N type RO, of type R/W, off type R/W1C	W, offset 0) fset 0x004, fset 0x008, c, offset 0x V1C, offset 0x	, reset 0x00 reset 0x00 00C, reset (0x010, res	00.0000 (se	ee page 33 ee page 34 00 (see page 00000 (see p 0 (see page	99) 0) e 341) bage 342) e 343)						INR3 MASK3 IN3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INR0 MASK0 IN0
ADCRIS, 1 ADCIM, ty ADCISC, 1 ADCOSTA ADCOSTA	SS, type R/N type RO, of type R/W, off type R/W1C	W, offset 0) fset 0x004, fset 0x008, C, offset 0x0 V1C, offset 0x1 V1C, offset 0x1 V13	, reset 0x00 reset 0x00 00C, reset 0 0x010, res 0x010, res	00.0000 (se	ee page 33 ee page 34 00 (see page 00000 (see p 0 (see page 0 (see page	99) 0) e 341) bage 342) e 343) M2				<u>л</u>		INR3 MASK3 IN3	INR2 MASK2 IN2	INR1 MASK1 IN1 OV1	INR0 MASK0 IN0
ADCIN, ty ADCISC, 1 ADCOSTA ADCOSTA	SS, type R/N type RO, of type R/W, off type R/W1C	W, offset 0) fset 0x004, fset 0x008, C, offset 0x0 V1C, offset 0x1 V1C, offset 0x1 V13	, reset 0x00 reset 0x00 00C, reset 0 0x010, res 0x010, res	00.0000 (se	ee page 33 ee page 34 00 (see page 00000 (see p 0 (see page 0 (see page	99) 0) e 341) bage 342) e 343) M2			EN	<u>л</u>		INR3 MASK3 IN3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INR0 MASK0 IN0
ADCIN, ty ADCISC, 1 ADCOSTA ADCOSTA	SS, type R/N type RO, of type R/W, off type R/W1C	W, offset 0) fset 0x004, fset 0x008, C, offset 0x0 V1C, offset 0x1 V1C, offset 0x1 V13	, reset 0x00 reset 0x00 00C, reset 0 0x010, res 0x010, res	00.0000 (se	ee page 33 ee page 34 00 (see page 00000 (see p 0 (see page 0 (see page	99) 0) e 341) bage 342) e 343) M2				ининининининининининининининининининин		INR3 MASK3 IN3 OV3	INR2 MASK2 IN2 IN2 OV2	INR1 MASK1 IN1 IN1 OV1	INR0 MASK0 IN0 OV0
ADCIN, ty ADCISC, 1 ADCOSTA ADCOSTA	SS, type R/N type RO, of type R/W, of type R/W1C AT, type R/V X, type R/V Ef AT, type R/V	W, offset 0x fset 0x004, fset 0x008, c, offset 0x0 V1C, offset 0x1 V1C, offset 0x1 V1C, offset 0x1	, reset 0x00 reset 0x00 00C, reset 0 0x010, reset 0 0x018, reset 0	00.0000 (se 00.0000 (se 00.0000 (se 0.0000.000 0.0000.000 0.0000.000 0.0000.000 0.0000.000 0.0000.000	ee page 33 ee page 34 00 (see page 00000 (see p E 00000 (see p	0) e 341) bage 342) e 343) M2 bage 346)				лана страна с Страна страна с		INR3 MASK3 IN3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INR0 MASK0 IN0
ADCIN, ty ADCISC, 1 ADCOSTA ADCOSTA	SS, type R/N type RO, of type R/W, off type R/W1C	W, offset 0x fset 0x004, fset 0x008, c, offset 0x0 V1C, offset 0x1 V1C, offset 0x1 V1C, offset 0x1	, reset 0x00 reset 0x00 00C, reset 0 0x010, reset 0 0x018, reset 0	00.0000 (se 00.0000 (se 00.0000 (se 0.0000.000 0.0000.000 0.0000.000 0.0000.000 0.0000.000 0.0000.000	ee page 33 ee page 34 00 (see page 00000 (see p E 00000 (see p	0) e 341) bage 342) e 343) M2 bage 346)				лана страна с Страна страна с		INR3 MASK3 IN3 OV3	INR2 MASK2 IN2 IN2 OV2	INR1 MASK1 IN1 IN1 OV1	INR0 MASK0 IN0 OV0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPSSI	l, type WO,	offset 0x02	8, reset - (s	see page 34	9)										
												SS3	SS2	SS1	SS0
400040	turne DAM	offeet 0x02	0	0000.0000	(250)									
ADCSAC,	, type R/W,	onset uxus	o, reset ux		see page	350)									
														AVG	
ADCSSM	UX0, type F	R/W, offset	0x040, rese	t 0x0000.0	000 (see p	age 351)									
		ML	JX7			М	JX6			ML	IX5			MU	X4
		MU	JX3			М	JX2			ML	IX1			MU	X0
ADCSSC	TL0, type R	/W, offset 0	x044, rese	t 0x0000.00	00 (see pa	age 353)									
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D0 D2	TS1	IE1	END1	D3	TS0	IE0	END4 END0	D4
						ENDZ	Dz	131	101	ENDI	DI	130	IEU	ENDU	DU
ADCSSFI	IFO0, type F	RO, offset 0	x048, reset	t - (see pag	e 356)										
										DA	TA				
ADCSSFI	IFO1, type F	RO, offset 0	x068, reset	t - (see pag	e 356)										
										DA	TA				
ADCSSEI	IFO2, type F	RO, offset 0	x088, reset	t - (see pag	e 356)										
				. (000 pag											
						-					τ.				
										DA	IA				
ADCSSFI	IFO3, type F	RO, offset 0	x0A8, rese	t - (see pag	e 356)										
										DA	TA				
ADCSSF	STAT0, type	RO, offset	0x04C, res	set 0x0000.	0100 (see	page 357)									
												1			
			FULL				EMPTY		Н	PTR			TF	PTR	
ADCREE	STAT1, type	PO offect			0100 (000	pogo 257)									
ADCOOR	STATT, type	r KO, Ulisel	0,000,165		0100 (See	page 357)						1			
			FULL				EMPTY		H	PTR			TF	PTR	
ADCSSF	STAT2, type	RO, offset	0x08C, res	set 0x0000.	0100 (see	page 357)									
			FULL				EMPTY		н	PTR			TF	PTR	
ADCSSF	STAT3, type	RO. offset	0x0AC. re:	set 0x0000.	0100 (see	page 357)		1							
	, . . , .		,		(,									
			FULL				EMPTY		Ц	PTR			т	PTR	
ADCOST				4.000000	000 /	050)									
ADCSSM	UX1, type F	uw, onset	UXUOU, rese	n 0x0000.0	uuu (see p	age 358)									
		MU	JX3			M	JX2			ML	IX1			MU	X0
ADCSSM	UX2, type F	R/W, offset	0x080, rese	t 0x0000.0	000 (see p	age 358)									
		MU	JX3			М	JX2			ML	IX1			MU	X0
ADCSSC	TL1, type R	/W, offset 0	x064, rese	t 0x0000.00	00 (see pa	age 359)									
			,		、 P-	/									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
							172		121		וט	130	iLU	LINDU	00
ADCSSC	TL2, type R	/ww, ontset 0	x084, rese	t UXUUOO.OO	uu (see pa	ige 359)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSM	UX3, type F	R/W, offset	0x0A0, rese	et 0x0000.0	000 (see p	age 361)									
														MU	X0
															-

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
			x0A4, rese				0	1	0	5	4	5	2		0
ADC33CII	LS, type R/	N, Oliset C	1,0,44, 1636		oz (see pa	ge 302)									
												TS0	IE0	END0	D0
ADCTMLB	, type R/W,	offset 0x1	100, reset 0:	x0000.0000	(see page	363)						1			
															LB
	al Async ase: 0x400		is Receiv	vers/Trai	nsmitter	s (UAR1	s)			1	1				
UARTDR, t	type R/W, o	ffset 0x00	0, reset 0x(0000.0000 (see page 3	71)									
				OE	BE	PE	FE				DA	ATA			
UARTRSR	UARTECR	, type RO,	offset 0x00	04, reset 0x	0000.0000	(Reads) (s	ee page 373	3)							
												OE	BE	PE	FE
UARTRSR	UARTECR	, type WO	, offset 0x0	04, reset 0	<0000.0000) (Writes) (s	ee page 37	3)							
											DA	ATA			
UARTER, t	ype RO, or	ISET UXU18	, reset 0x00	000.0090 (s	ee page 37	5)									
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTIBRD), type R/W	offset 0x	024, reset 0) x0000.000	0 (see page	e 377)									
	, ., .				- (
							DIV	INT							
UARTFBRI	D, type R/W	l, offset 0	(028, reset	0x0000.000	0 (see pag	e 378)									
												DIVF	RAC		
UARTLCRI	H, type R/W	/, offset 0	02C, reset	0x0000.000)0 (see pag	je 379)						_			
								SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
UARTCTL,	type R/W,	offset 0x0	30, reset 0>	<0000.0300	(see page	381)									
						DVE	TVE	1.05							
	ture D/M	-fft 0.vf	24		(000 0000	RXE	TXE	LBE							UARTEN
UARTIFLS	, type R/w,	offset uxu)34, reset 0:	x0000.0012	(see page	383)									
											RXIFLSEL			TXIFLSEL	
UARTIM, ty	vpe R/W. of	fset 0x038	3, reset 0x0	000.0000 (s	see page 38	35)									-
, ,	,		,												
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS,	type RO, o	ffset 0x03	C, reset 0x(0000.0000 (see page 3	87)									
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS,	type RO, o	ffset 0x04	0, reset 0x0	0000.0000 (see page 3	88)									
									DTMIC	TYMIC	RXMIS				
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	TOTINIO				
UARTICR,	type W1C,	offset 0x0	44, reset 0	×0000.0000			PEMIS	FEMIS	RTMI5	TAIWIIS	TOUNIO				
UARTICR,	type W1C,	offset 0x0	44, reset 0	×0000.0000	(see page	389)									
-					(see page OEIC	389) BEIC	PEMIS	FEMIS	RTIC	TXIIIS	RXIC				
-			44, reset 0 t 0xFD0, re		(see page OEIC	389) BEIC									
-					(see page OEIC	389) BEIC					RXIC				
UARTPerip	ohID4, type	RO, offse	t 0xFD0, re	set 0x0000	(see page OEIC .0000 (see	389) BEIC page 391)					RXIC				
UARTPerip	ohID4, type	RO, offse		set 0x0000	(see page OEIC .0000 (see	389) BEIC page 391)					RXIC	D4			

				1				1							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPeri	phID6, type	RO, offse	t 0xFD8, re	set 0x0000	.0000 (see	oage 393)									
											PI	D6			
	nhiD7 from a	DO offee			0000 /000	204									
UARTPeri	phiD7, type	RO, onse	t uxfdc, re	eset 0x0000	.0000 (see	page 394)		1							
											PI	D7			
UARTPeri	phID0, type	RO, offse	t 0xFE0, re	set 0x0000	.0011 (see p	age 395)									
											PI	D0			
	- LID4 to	DO			0000 (
UARTPeri	рпірт, туре	RO, onse	t uxr⊏4, re	set 0x0000	.0000 (see	Dage 396)									
											PI	D1			
UARTPeri	phID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018 (see)	oage 397)									
											PI	D2			
	nhiD2 from	DO offee		0.0000	0001 /000	200									
UARTPeri	ρημος, τγρε	RO, onse	t UXFEC, re	eset 0x0000	.0001 (see	page 396)									
											PI	D3			
UARTPCe	IIID0, type	RO, offset	0xFF0, res	et 0x0000.0	00D (see p	age 399)									
											CI	D0			
		D offeet	0xEE4	 et 0x0000.0		200 400)									
UARIFCE	прт, туре	KO, Oliset	02574,165		UFU (see pa	ige 400)									
											CI	D1			
UARTPCe	IIID2, type	RO, offset	0xFF8, res	et 0x0000.0	005 (see pa	age 401)									
											CI	D2			
		PO offect	Oveec ros	iet 0x0000.(0 B1 (see n	200 402)		1							
UARTFOR	шьз, туре	to, onser	0,10,105		лен (зее р	aye 402)		1							
											CI	D3			
Synchro	onous S	erial Inte	erface (S	SSI)											
	e: 0x4000														
SSICR0. tv	/pe R/W. of	fset 0x000	. reset 0x00	000.0000 (s	ee page 410	3)									
, . ,			,			- ,									
			0(SPH	000					20	
				CR				SPH	SPO	F	RF		Da	SS	
SSICR1, ty	/pe R/W, of	fset 0x004	, reset 0x00	000.0000 (s	ee page 41	3)									
												SOD	MS	SSE	LBM
SSIDR, tvr	be R/W, offs	set 0x008.	reset 0x000	00.0000 (se	e page 420							•			
, . 	,				,										
							-								
							Di	ATA							
SSISP fur	A DO offer	et 0x00C, r	eset 0x000	0.0003 (see	e page 421)										
001010, 194	Je KO, Olis														
oolort, typ	Je RO, Olis										BSY	RFF	RNE	TNF	TFE
											50.				1
		offset 0x01	0, reset 0×	0000.0000	(see page 4	23)					501				
		offset 0x01	0, reset 0x	0000.0000	(see page 4	23)					501				
		offset 0x01	0, reset 0x	0000.0000	(see page 4	23)									
SSICPSR,	type R/W, o					23)						DVSR			
SSICPSR,	type R/W, o			00000.0000		23)									
SSICPSR,	type R/W, o					23)									
SSICPSR,	type R/W, o					23)							RXIM	RTIM	RORIM
SSICPSR, SSIIM, typ	type R/W, offs	et 0x014, r	eset 0x000	0.0000 (see	e page 424)							DVSR	RXIM	RTIM	RORIM
SSICPSR, SSIIM, typ	type R/W, offs	et 0x014, r	eset 0x000		e page 424)							DVSR	RXIM	RTIM	RORIM
SSICPSR, SSIIM, typ	type R/W, offs	et 0x014, r	eset 0x000	0.0000 (see	e page 424)							DVSR	RXIM	RTIM	RORIM

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIMIS, ty	pe RO, offs	set 0x01C,	, reset 0x00	, 000.0000 (se	e page 427	·)						1			
-	-														
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR. tv	pe W1C. of	fset 0x020	0. reset 0x0) 0000.0000 (s	see page 42	8)									
, . ,	,,,,,,,		-,												
														RTIC	RORIC
SSIParinh	ID4 type P	O offect (et 0x0000.0	000 (see pa	de (120)								ittio	Ronio
SSIFeripii	ід4, туре к	O, Oliset (JAFDU, IES		uu (see pa	ye 429)									
						(00)					F	PID4			
SSIPeriph	ID5, type R	O, offset (UXFD4, res	et 0x0000.0	000 (see pa	ge 430)									
											_				
											F	PID5			
SSIPeriph	ID6, type R	O, offset (0xFD8, res	et 0x0000.0	000 (see pa	ge 431)									
											F	D6			
SSIPeriph	ID7, type R	O, offset (0xFDC, res	et 0x0000.0	000 (see pa	ige 432)									
											F	PID7			
SSIPeriph	ID0, type R	O, offset (0xFE0, rese	et 0x0000.00	022 (see pa	ge 433)									
											P	PID0			
SSIPeriph	ID1, type R	O, offset (0xFE4, rese	et 0x0000.00	000 (see pa	qe 434)		1							
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-,	,			5 - ,									
											P	I VID1			
SSIPorinh	ID2 type B	O offect (VEE8 rock	et 0x0000.00	118 (see pa	ao 435)									
SSIFeripii	іба, туре к	O, Oliset (JAFEO, TES		Jio (see pa	ye 433)									
											F	PID2			
SSIPeriph	ID3, type R	O, offset (DXFEC, res	et 0x0000.0	001 (see pa	ige 436)									
											F	PID3			
SSIPCellIE	00, type RC), offset 0)	<ff0, reset<="" td=""><td>0x0000.000</td><td>D (see pag</td><td>e 437)</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ff0,>	0x0000.000	D (see pag	e 437)									
											C	CID0			
SSIPCellIE	01, type RC), offset 0)	kFF4, reset	0x0000.00F	•0 (see page	e 438)									
											C	ID1			
SSIPCellIC	02, type RC), offset 0	FF8, reset	0x0000.000	05 (see page	e 439)									
											C	ID2			
SSIPCellIC	03, type RC), offset ()	FFC, reset	t 0x0000.00	B1 (see pag	e 440)		1							
			,		,	-,									
											C	ID3			
A	0	-		1				1							
	Compar 003.C000														
					,										
ACMIS, ty	pe R/W1C,	offset 0x0	100, reset 0	x0000.0000	(see page 4	447)						1			
														IN1	IN0
ACRIS, typ	pe RO, offs	et 0x004,	reset 0x00	00.0000 (see	e page 448)										
														IN1	IN0
ACINTEN,	type R/W,	offset 0x0	08, reset 0:	x0000.0000	(see page 4	149)									
														IN1	INO


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACREFCT	L, type R/V	V, offset 0x	010, reset	0x0000.000)0 (see pa	ge 450)									-
						EN	RNG						VF	REF	
ACSTAT0,	, type RO, o	offset 0x02	0, reset 0x	0000.0000 ((see page 4	451)									
														OVAL	
ACSTAT1.	, type RO, o	offset 0x04	0. reset 0x	0000.0000 (see page 4	451)								OWIE	
						- ,									
														OVAL	
ACCTL0,	type R/W, c	offset 0x02	4, reset 0x(0000.0000 (see page 4	152)									
				TOEN		SRCP		TSLVAL	Т	SEN	ISLVAL	IS	EN	CINV	
ACCTL1, 1	type R/W, c	offset 0x04	4, reset 0x(0000.0000 (see page 4	452)									
				TOEN	٨٥	PCP		TCLVAL	т	SEN		10	EN	CINV	
Dules 1		dulctor		ICEN	AS	SRCP		TSLVAL	1		ISLVAL	10		CINV	
	Vidth Mo 4002.8000		(PVVIVI)												
			00, reset ()	x0000.0000	(see page	463)									
·-· - ,			,			,									
															8
															Global Sync0
															Glob
PWMSYN	C, type R/V	V, offset 0x	004, reset	0x0000.000	0 (see pag	je 464)									
															Sync0
PWMENA	BLE, type I	R/W, offset	0x008, res	set 0x0000.0	0000 (see	page 465)									
	PT type P	W offect (et 0x0000.0	000 (see p	200 466)								PWM1En	PVVIVIUEI
		w, onser (12000, 1850		000 (see p	age 400)									
														PWM1Inv	PWM0Inv
PWMFAU	LT, type R/\	N, offset 0	(010, reset	0x0000.000	00 (see pa	ge 467)									
														Fault1	Fault0
PWMINTE	N, type R/V	V, offset 0>	(014, reset	0x0000.000	00 (see pa	ge 468)									
															IntFault
															IntPWM0
PWMRIS,	type RO, o	ffset 0x018	8, reset 0x0) 0000.0000 (s	see page 4	69)									
															IntFault IntPWM0
PWMISC	type R/W1	C. offset Ox	(01C, reset	t 0x0000.00	00 (see pa	ge 470)									
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,			pa	5									IntFault
															IntPWM0
PWMSTAT	TUS, type R	O, offset 0	x020, rese	et 0x0000.00	000 (see pa	age 471)									
															Fault
PWM0CTL	L, type R/W	, offset 0x(040, reset (0x0000.000	0 (see pag	e 472)									
										0	0		D :		
DWARAN	EN 6	NAL off	w044		00 (6	474				CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
PVVIVIUINT	⊏n, type R	ww, onset (xu44, rese	et 0x0000.00	uu (see pa	age 4/4)									
		TrCmpBD	TrCmpBU	TrCmpAD	TrCmnAl	J TrCntl oad	TrCntZero			IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
							2								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	, type RO, o	-					0		Ŭ	Ū	-	Ů	-		0
P WIWIURIS,	, туре ко, с	JIISEL UXU4	o, reset ux		зее рауе 4										
															1.10.17
										IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
PWM0ISC	, type R/W1	C, offset 0	x04C, rese	t 0x0000.00)00 (see pa	ige 478)									
										IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
PWM0LOA	AD, type R/	N, offset 0	(050, reset	0x0000.00	00 (see pag	ge 479)		-			-	-			
							Lo	bad							
PWM0COL	JNT, type R	O, offset 0	x054, reset	t 0x0000.00	00 (see pa	ge 480)									
							Co	ount							
PWM0CM	PA, type R/	W, offset 0	x058, reset	0x0000.00	00 (see pag	ge 481)									
							Co	npA							
PWM0CM	PB, type R/	W. offset 0	x05C. reset	t 0x0000.00	000 (see pa	ae 482)		•							
	_,.,	.,	,												
							Co	l mpB							
DWMOGEN	NA, type R/	M offect 0	x060 rosot	0~000 00	00 (600 02)	70 483)		npo							
FWWWUGLI	A, type to	w, onset of	1000, 16361		uu (see paį	ye 403)									
				AntCr	ma D D	AntCr	nn DI I	Aato		AntCo		Anti	aad	A at	7.0 % 0
				ActCr	•	ActCr	прво	ActC	mpAD	ACIU	mpAU	Acti	oad	Act	Zero
PWM0GEN	NB, type R/	W, offset 0	x064, reset	0x0000.00	00 (see pa	ge 486)		1							
				ActCr	•	ActCr	npBU	ActC	mpAD	ActCi	mpAU	Actl	oad	Act	Zero
PWM0DB0	CTL, type R	/W, offset ()x068, rese	et 0x0000.0	000 (see pa	age 489)		-			-	-			
															Enable
PWM0DBF	RISE, type I	R/W, offset	0x06C, res	et 0x0000.	0000 (see p	bage 490)									
									Ris	eDelay					
	All type	R/W. offset	0x070. res	et 0x0000.	0000 (see r	page 491)									
PWM0DBF															
PWM0DBF	7122, t y pe	,													

C Ordering and Contact Information

C.1 Ordering Information


The figure below defines the full set of potential orderable part numbers for all the Stellaris[®] LM3S microcontrollers. See the Package Option Addendum for the valid orderable part numbers for the LM3S301 microcontroller.



C.2 Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

- The first line indicates the part number, for example, LM3S9B90.
- In the second line, the first eight characters indicate the temperature, package, speed, revision, and product status. For example in the figure below, IQC80C0X indicates an Industrial temperature (I), 100-pin LQFP package (QC), 80-MHz (80), revision C0 (C0) device. The letter immediately following the revision indicates product status. An X indicates experimental and requires a waiver; an S indicates the part is fully qualified and released to production.
- The remaining characters contain internal tracking numbers.



C.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

C.4 Support Information


For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

D Package Information

D.1 48-Pin LQFP Package

D.1.1 Package Dimensions

Figure D-1. Stellaris LM3S301 48-Pin LQFP Package



Note: The following notes apply to the package drawing.

- **1.** All dimensions are in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- **3.** Foot length "L" is measured at gage plane 0.25 mm above seating plane.
- 4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") thick.

	Packa							
Symbol	48LD	LQFP	Note					
	MIN	MAX						
А	-	1.60						
A ₁	0.05							
A ₂	-							
D	9							
D ₁	7							
E	9							
E ₁	7							
L	0	60						
е	0	50						
b	0	22						
theta	0°	- 7°						
ddd	0	08						
CCC	0							
	JEDEC Reference Drawing		MS-026					
	Variation Designator							

D.1.2 Tray Dimensions






Figure D-2. 48-Pin LQFP Tray Dimensions



D.1.3 **Tape and Reel Dimensions**





THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO C-PAK PTE.LTD.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3S301-EQN20-C2	NRND	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	LM3S301 EQN20 PT	
LM3S301-EQN20-C2T	NRND	LQFP	PT	48	2000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	LM3S301 EQN20 PT	
LM3S301-IQN20-C2	NRND	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 85	LM3S301 IQN20 PT	
LM3S301-IQN20-C2T	NRND	LQFP	PT	48	2000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 85	LM3S301 IQN20 PT	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

16-Jul-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3S301-EQN20-C2T	LQFP	PT	48	2000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
LM3S301-IQN20-C2T	LQFP	PT	48	2000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Jul-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3S301-EQN20-C2T	LQFP	PT	48	2000	367.0	367.0	38.0
LM3S301-IQN20-C2T	LQFP	PT	48	2000	367.0	367.0	38.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated