

Spansion[®] Analog and Microcontroller Products



The following document contains information on Spansion analog and microcontroller products. Although the document is marked with the name "Fujitsu", the company that originally developed the specification, Spansion will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal document improvements and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

Spansion continues to support existing part numbers beginning with "MB". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Spansion memory, analog, and microcontroller products and solutions.

Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2013 Spansion Inc. All rights reserved. Spansion[®], the Spansion logo, MirrorBit[®], MirrorBit[®] Eclipse[™], ORNAND[™] and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.

ASSP for Power Management Applications

2ch Buck DC/DC Converter + 1ch LDO with I²C interface and SW FET

MB39C031

■ DESCRIPTION

The MB39C031 contains 2ch buck DC/DC converter and 1ch LDO. It is possible to supply the main power supply line in a system by using only one chip. The current mode system is adopted for the DC/DC converter, and it is possible to use the chip inductor with the high switching frequency operation which contains internal SW FET. The MB39C031 contains the output setting resistor and the phase compensation circuit, and contributes to reduce the number of external components and the mounting area. Also, it contains the CTL input pin which can control the ON/OFF for each CH, the Power Good signal output pin and the I²C communication interface, therefore it is easy to design the power supply sequence. It is possible to tune in the output voltage exactly using the I²C communication and possible to correspond to the DVS/ASV system.

■ FEATURES

- Operating input voltage range: 2.5V to 5.5V (Maximum rating: 7V)
- Output voltage setting range, Maximum output current: DD1*: 1.0V to 1.3V (20mV/step), 1.4A (DC)
DD2*: 1.2V to 1.95V (50mV/step), 0.6A (DC)
LDO: 2.8V/2.85V/3.0V/3.3V, 0.25A (DC)

Note: Each channel has selective preset voltage (Lineup for a total of 32 kinds) .


- Soft-start time setting range: 0.9ms to 14.3ms (approximately 0.9ms/step)
- Switching frequency for the DC/DC block: 3MHz (fixed)
- Communication interface: I²C (ON/OFF, Output voltage, Soft-start time setting)
- Built-in PFM/PWM auto switching mode
- Built-in function: Output setting resistor, Phase compensation circuit, Discharge resistor, Soft-start
- Each Channel Power Good output function (Open-drain)
- Protection function: Under voltage lockout protection circuit (UVLO), Over current protection circuit (OCP), Thermal shutdown protection circuit (TSD)
- Error signal output pin installed (Open-drain)
- Small package: QFN28 (4mm × 4mm × 0.8mm, 0.4mm pitch)
*: DD1, DD2 : DC/DC converter block 1, 2

■ APPLICATION

- Network equipment: Wifi-tuner, Surveillance camera
- Data-storage device: HDD, SSD, Picture recording equipment
- Image and voice output equipment: MFP, Printer, Scanner, Projector, Electrophone, STB
- Various terminals: POS, FA, HEMS etc.

MB39C031

■ APPLICATION CIRCUIT EXAMPLE



■ RECOMMENDED APPLICATION SPECIFICATIONS

[Input Voltage Range]

Input voltage VCC (V)		
Min	Typ	Max
2.5	3.6	5.5

[Output Specification]

(Ta=+25°C)

Channel	Symbol	Accuracy	Output voltage (V)			Output current (mA) Max	Limit Current (mA) Min	Mode	Switching frequency (MHz)	Coil (μH)	Output capacitance (μF)	Soft-start time (ms)	Discharge resistance (kΩ)	Remarks
			Min	Typ	Max									
DD1	Vo1	±1.2%	0.99*	1.00*	1.01*	1400	2000	Buck (synchronous rectification) C-mode	3.0	1.5	10	14.3	5	Built-in SW FET Built-in output setting resistors Operation mode switching (Fixed PWM, PFM/PWM)
			1.01	1.02	1.03							0.9*		
			1.03	1.04	1.05							1.8		
			1.05	1.06	1.07							2.7		
			1.07	1.08	1.09							3.6		
			1.09*	1.10*	1.11*							4.5		
			1.11	1.12	1.13							5.4		
			1.13	1.14	1.15							6.3		
			1.15	1.16	1.17							7.2		
			1.17	1.18	1.19							8.1		
			1.19*	1.20*	1.21*							9.0		
			1.21	1.22	1.23							9.9		
			1.23	1.24	1.25							10.8		
			1.24	1.26	1.28							11.6		
1.26	1.28	1.30	12.5											
1.28*	1.30*	1.32*	13.4											
DD2	Vo2	±1.2%	1.19*	1.20*	1.21*	600	900	Buck (synchronous rectification) C-mode	3.0	1.5	10	14.3	5	Built-in SW FET Built-in output setting resistors Operation mode switching (Fixed PWM, PFM/PWM)
			1.24	1.25	1.27							0.9*		
			1.28	1.30	1.32							1.8		
			1.33*	1.35*	1.37*							2.7		
			1.38	1.40	1.42							3.6		
			1.43	1.45	1.47							4.5		
			1.48*	1.50*	1.52*							5.4		
			1.53	1.55	1.57							6.3		
			1.58	1.60	1.62							7.2		
			1.63	1.65	1.67							8.1		
			1.68	1.70	1.72							9.0		
			1.73	1.75	1.77							9.9		
			1.78*	1.80*	1.82*							10.8		
			1.83	1.85	1.87							11.6		
1.88	1.90	1.92	12.5											
1.93	1.95	1.97	13.4											


MB39C031

Channel	Symbol	Accuracy	Output voltage (V)			Output current (mA)	Limit Current (mA)	Mode	Switching frequency (MHz)	Coil (μ H)	Output capacitance (μ F)	Soft-start time (ms)	Discharge resistance (k Ω)	Remarks
			Min	Typ	Max	Max	Min							
LDO	LDO	$\pm 1.8\%$	2.75	2.80	2.85	250	300	LDO	-	-	4.7	14.3	5	
			2.80*	2.85*	2.90*							0.9		
			2.95	3.00	3.05							1.8		
			3.24*	3.30*	3.36*							2.7*		
			-	-	-							3.6		
			-	-	-							4.5		
			-	-	-							5.4		
			-	-	-							6.3		
			-	-	-							7.2		
			-	-	-							8.1		
			-	-	-							9.0		
			-	-	-							9.9		
			-	-	-							10.8		
			-	-	-							11.6		
-	-	-	12.5											
-	-	-	13.4											

*: Preset value

Note: It is possible to set the output voltage and to change the soft-start time using I²C.

■ PIN ASSIGNMENT




■ PIN DESCRIPTIONS (PKG)

Circuit block	Pin name	Number of pin for PKG	Pin No	I/O	Description (PKG)	Pull-down resistance	PAD treatment when not using DD1	PAD treatment when not using DD2	PAD treatment when not using LDO	PAD treatment when not using I ² C communication
DD1	IN1	1	6	I	DD1-Output voltage feedback pin.	-	GND connection	-	-	-
	PVCC1	1	5	-	DD1-Output block power supply pin	-	VCC connection	-	-	-
	LX1	1	4	O	DD1-Pin for inductance connection.	-	Open	-	-	-
	PG1	1	2	O	DD1-POWERGOOD output pin	-	Open	-	-	-
	PGND1	1	3	-	DD1-Output block ground pin	-	GND connection	-	-	-
DD2	IN2	1	16	I	DD2-Output voltage feedback pin.	-	-	GND connection	-	-
	PVCC2	1	17	-	DD2-Output block power supply pin	-	-	VCC connection	-	-
	LX2	1	18	O	DD2-Pin for inductance connection.	-	-	Open	-	-
	PG2	1	20	O	DD2-POWERGOOD output pin	-	-	Open	-	-
	PGND2	1	19	-	DD2-Output block ground pin	-	-	GND connection	-	-
LDO	PVCC1	1	26	-	LDO-Power supply pin	-	-	-	VCC connection	-
	LDO	1	25	O	LDO-Output pin	-	-	-	Open	-
	PGL	1	24	O	LDO-POWERGOOD output pin	-	-	-	Open	-
CTL	CTL1	1	1	I	DD1 Control pin	○	Open	-	-	-
	CTL2	1	21	I	DD2 Control pin	○	-	Open	-	-
	CTLL	1	23	I	LDO Control pin	○	-	-	Open	-
	CTLMAIN	1	7	I	Control pin for common block and digital block *	○	-	-	-	-
ERR	ERR	1	27	O	ERR signal output pin	-	-	-	-	-
I ² C	VCCI2C	1	9	-	Power supply pin for I ² C.	-	-	-	-	GND connection
	SCL	1	10	I	I ² C clock pin	×	-	-	-	Open
	SDA	1	11	I/O	I ² C data I/O pin	×	-	-	-	Open
	ADDSEL	1	12	I	Switch pin for slave address	○	-	-	-	Open

Circuit block	Pin name	Number of pin for PKG	Pin No	I/O	Description (PKG)	Pull-down resistance	PAD treatment when not using DD1	PAD treatment when not using DD2	PAD treatment when not using LDO	PAD treatment when not using I ² C communication
Common	VCC	2	8, 28	-	Control circuit block power supply pin	-	-	-	-	-
	VREF	1	15	O	Reference voltage (2.4V) output pin	-	-	-	-	-
	VR	1	14	O	Reference voltage (0.6V) output pin	-	-	-	-	-
	GND	2	13, 22	-	Control circuit block ground pin	-	-	-	-	-
-	GND	1	EP	-	Ground pin	-	-	-	-	-

*: When turning on DD1, DD2 and LDO, it is also necessary to set CTLMAIN to "H". See ■OPERATION MODE LIST for the details.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating		Unit
			Min	Max	
Power supply voltage	V _{CC}	VCC, PVCC1, PVCC2, PVCCL, VCCI2C pins	-	7	V
Input voltage	V _{CTL}	CTLMAIN, 1, 2, L pins	-	7	V
	V _{OUT}	IN1, IN2 pins	-	7	V
	V _{logic}	SDA, SCL pins	-	7	V
LX voltage	V _{LX}	LX1, LX2 pins	-0.3	+7	V
Power dissipation	P _D	T _a ≤ +25°C Thermal resistor value (θ _{j-a}):(50°C/W*)	-	1720	mW
Maximum junction temperature	T _{jmax}	-	-	+125	°C
Storage temperature	T _{STG}	-	-55	+125	°C

*: When mounted on a QFN28 (LCC-28P-M70) PKG, 4layers 0.8mm thickness 117mm × 84mm

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Condition	Value			Unit
				Min	Typ	Max	
General	Power supply voltage	V _{CC}	VCC pin	2.5	3.6	5.5	V
	Reference voltage output current	I _{REF}	VREF pin	-1	-	0	mA
		I _R	VR pin	-1	-	0	μA
	Operating temperature	T _a	-	-30	+25	+85	°C
DC/DC CH	Power supply voltage	V _{CC}	VCC, PVCC1, PVCC2 pins	2.5	3.6	5.5	V
	Input voltage	V _{OUT}	IN1, IN2 pins	0	-	VCC	V
LDO CH	Power supply voltage	V _{CC}	VCC, PVCC1 pins Output voltage setting: default (3.3V)	3.5	3.6	5.5	V
CTL block	Input voltage	V _{CTL}	CTL* pin	0	-	VCC	V
Digital block (I ² C)	Power supply voltage	V _{CC}	VCCI2C pin	1.76	-	3.37	V
	Logic input voltage	V _{logic}	SDA, SCL pin	0	-	VCCI2C	V

*: CTLMAN, CTL1, CTL2, CTLL

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. Common Block

(Ta=+25°C, VCC=PVCC1, PVCC2, L=3.6V)

Parameter	Symbol	Condition	Value			Unit	
			Min	Typ	Max		
Reference Voltage Block [VR, VREF]	Output voltage	V _R	VR pin =0mA	0.594	0.600	0.606	V
		V _{REF1}	VREF pin =0mA	2.376	2.400	2.424	V
		V _{REF2}	VCC pin =2.5V to 5.5V	2.370	2.400	2.430	V
		V _{REF3}	VREF pin =0mA to -1mA	2.370	2.400	2.430	V
Under Voltage Lockout Protection Circuit Block [VCC UVLO]	Threshold voltage	V _{TH}	VCC pin = $\frac{\square}{\Delta}$	2.156	2.20	2.244	V
	Hysteresis width	V _H	-	-	0.20	-	V
Over Current Protection Circuit Block [OCP]	Timer time	t _{OCP1}	DD1, DD2, LDO Default value	0.5	1	1.5	ms
Thermal shutdown Protection Circuit Block [TSD]	Stop temperature	T _{TSDH}	-	-	150*	-	°C
Control Block (CTL) [CTL]	Input voltage	V _{IH}	CTL* pin	VCC × 0.7	-	VCC	V
		V _{IL}	CTL* pin	0	-	0.4	V
	Input current	I _{CTLH}	CTL* pin =3.6V	2.7	3.6	5.1	μA
		I _{CTLL}	CTL* pin =0V	-	-	1	μA
Input pull-down resistor	R _P	CTL* pin	-	1	-	MΩ	
General (DC/DC block)	Power supply current	I _{VCCS1}	CTL* pin =0V	-	0	1.0	μA
		I _{VCCS2}	CTLMAIN=3.6V CTL1, CTL2.L pins =0V	-	80	120	μA
		I _{VCC}	CTLMAIN, L pins =3.6V Only LDO operation No load	-	200	300	μA
		I _{VCC}	CTL* pin = 3.6V all CH No load (DD operation mode: PFM/PWM mode)	-	450	680	μA
		I _{VCC}	CTL* pin = 3.6V all CH No load (DD operation mode: Fixed PWM mode)	-	10.8	16.2	mA
		I _{VCC12C}	CTLMAIN, L pin=3.6V VCC12C pin = 1.8V	-	7.2	12.0	μA

*: These are not the rated values. Use these values as reference when planning.

MB39C031

2. DD1, DD2

(Ta=+25°C, VCC=PVCC1, PVCC2, L=3.6V)

Parameter	Symbol	Condition	Value			Unit	
			Min	Typ	Max		
DC/DC Converter Block [DD1]	Output voltage	V _{OUT}	Output voltage setting: 1.2V IOU _T =-10mA	1.186	1.20	1.214	V
	Input stability	V _{LINE}	IOU _T =-10mA, VCC=2.5V to 5.5V	-5	-	+5	mV
	Load stability	V _{LOAD}	IOU _T =-1mA to -1400mA (when in Fixed PWM mode)	-10	-	-	mV
			IOU _T =-1mA to -1400mA (when in PFM/PWM mode)	-10	-	+15	mV
	IN1 pin input impedance	R _{IN}	IN1 pin=1.5V output voltage setting: 1.2V	-	400	-	kΩ
	SW PMOS-Tr ON resistance	R _{PMOS}	LX1 pin=-30mA	-	0.12*	-	Ω
	SW NMOS-Tr ON resistance	R _{NMOS}	LX1 pin= 30mA	-	0.09*	-	Ω
	SW PMOS-Tr leak current	I _{LEAK}	LX1 pin=0V	-1	-	-	μA
	SW NMOS-Tr leak current	I _{LEAK}	LX1 pin=3.6V	-	-	1	μA
	Overcurrent protection value	I _{LIMIT}	L=1.5μH	2000	-	-	mA
	PFM/PWM reshuffling electric current	I _{PFM}	L=1.5μH	-	40*	-	mA
	Discharge resistor	R _{DIS}	-	-	5	-	kΩ
	Soft-start time	t _{SS}	Preset value	0.8	0.9	1.0	ms
	Switching frequency	f _{OSC}	-	2.7	3.0	3.3	MHz

Parameter		Symbol	Condition	Value			Unit
				Min	Typ	Max	
DC/DC Converter Block [DD2]	Output voltage	V_{OUT}	Output voltage setting: 1.8V IOUT=-10mA	1.778	1.80	1.822	V
	Input stability	V_{LINE}	IOUT=-10mA VCC=2.5V to 5.5V	-5	-	+5	mV
	Load stability	V_{LOAD}	IOUT=-1mA to -600mA (when in Fixed PWM mode)	-10	-	-	mV
			IOUT=-1mA to -600mA (when in PFM/PWM mode)	-10	-	+20	mV
	IN2 pin input impedance	R_{IN}	IN2 pin =2.0V Output voltage setting: 1.8V	-	300	-	k Ω
	SW PMOS-Tr ON resistance	R_{PMOS}	LX2 pin =-30mA	-	0.16*	-	Ω
	SW NMOS-Tr ON resistance	R_{NMOS}	LX2 pin = 30mA	-	0.14*	-	Ω
	SW PMOS-Tr leak current	I_{LEAK}	LX2 pin =0V	-1	-	-	μ A
	SW NMOS-Tr leak current	I_{LEAK}	LX2 pin =3.6V	-	-	1	μ A
	Overcurrent protection value	I_{LIMIT}	L=1.5 μ H	900	-	-	mA
	PFM/PWM reshuffling electric current	I_{PFM}	L=1.5 μ H	-	70*	-	mA
	Discharge resistor	R_{DIS}	-	-	5	-	k Ω
	Soft-start time	t_{SS}	Preset value	0.8	0.9	1.0	ms
	Switching frequency	f_{OSC}	-	2.7	3.0	3.3	MHz

*: These are not the rated values. Use these values as reference when planning.

MB39C031



3. LDO

(Ta=+25°C, VCC=PVCC1, PVCC2, L=3.6V)

Parameter		Symbol	Condition	Value			Unit
				Min	Typ	Max	
LDO Block [LDO]	Output voltage	V_{OUT}	Output voltage setting : 3.3V IOUT=-10mA	3.241	3.300	3.359	V
	I/O voltage difference	V_{DIF}	IOUT=-10mA	-	-	0.20	V
	Input stability	V_{LINE}	IOUT=-10mA, VCC=3.5V to 5.5V	-5	-	+5	mV
	Load stability	V_{LOAD}	IOUT=-1mA to -150mA	-30	-20	-	mV
	Ripple remove ratio	RR	PVCCL=0.2Vrms, f=10Hz, IOUT=-150mA	35	75	-	dB
			PVCCL=0.2Vrms, f=10kHz, IOUT=-150mA	15	50	-	dB
	Overcurrent protection value	I_{LIMIT}	Vout×0.9	300	-	-	mA
	Control macro consumption current	I_{PVCCLS}	At stand-by	-	0	1	μA
		I_{PVCCL}	IOUT=0mA	-	80	105	μA
Discharge resistor	R_{DIS}	-	-	5	-	kΩ	
Soft-start time	t_{SS}	Preset value	2.4	2.7	3.0	ms	

4. Digital Block

(Ta=+25°C, VCC=PVCC1, PVCC2, L=3.6V)

Parameter	Symbol	Condition	Value			Unit	
			Min	Typ	Max		
POWER-GOOD Block [Power Good]	Output voltage	V_{OL}	PG1, PG2, L pins $I_{OL}=1\text{mA}$	-	-	0.4	V
	Output current	I_{OL}	PG1, PG2, L pins	1	-	-	mA
	Low-voltage detection	V_{th}	IN1, IN2, LDO pins = 	-	$V_o \times 0.75^*$	-	V
	Power-on detection voltage	V_{th}	IN1, IN2, LDO pins = 	-	$V_o \times 0.85^*$	-	V
Error Block [ERR]	Output voltage	V_{OL}	ERR pin $I_{OL} = 1\text{mA}$	-	-	0.4	V
	Output current	I_{OL}	ERR pin	1	-	-	mA
I^2C Block [I^2C]	Input voltage	V_{IH}	SCL, SDA pins $V_{CCI2C}=3.3\text{V}$	$V_{CCI2C} \times 0.7$	-	V_{CCI2C}	V
		V_{IL}	SCL, SDA pins $V_{CCI2C}=3.3\text{V}$	0	-	$V_{CCI2C} \times 0.3$	V
	Input current	I_{IH}	SCL, SDA pins $V_{CCI2C}=3.3\text{V}$	-	-	10	μA
		I_{IL}	SCL, SDA pins $V_{CCI2C}=3.3\text{V}$	-10	-	-	μA
	Output voltage	V_{OL}	SDA pin $I_{OL} = 3\text{mA}$	-	-	0.4	V
	Output current	I_{OL}	SDA pin	3	-	-	mA
	Input pull-down resistor	R_p	ADDSEL pin	-	1	-	$\text{M}\Omega$

*: These are not the rated values. Use these values as reference when planning.

■ OPERATION MODE LIST

	Mode	Stand-by	Stand-by 2	General	ERR detection
CTL Signal	CTLMAIN (External)	L	H	H	H
	CTL1 (External / I ² C)	L	L	H/L	X
	CTL2 (External / I ² C)	L	L	H/L	X
	CTL* (External / I ² C)	L	L	H/L	X
Operation Block	General	OFF	ON	ON	ON
	Digital Block	OFF	ON	ON	ON
	OSC, VR Block	OFF	OFF	ON* ²	OFF
	DD1	OFF	OFF	ON/OFF	OFF
	DD2	OFF	OFF	ON/OFF	OFF
LDO	OFF	OFF	ON/OFF	OFF	
I ² C Communication	I ² C communication	Disabled	Enabled	Enabled	Enabled
Protection Operating	Thermal shutdown Protection (TSD)	Not available	Not available	Available	*1
	Over Current Protection (OCP)	Not available	Not available	Available	*1

*1: This is the state after detection of ERR. It is possible to release the ERR detection mode by turning the power supply on again or turning CTLMAIN on again.

*2: When only LDO is operating, the OSC block stops (OFF) after LDO activation. Also, the VR block keeps operating (ON) after LDO activation.


- Priority of the external pin/I²C communication for CTL1, CTL2 and L

CTLMAIN (External pin)	CTL* (External pin)	CTL* (I ² C communication)	Relevant CH
H	H	H	Unavailable
H	H	L	ON
H	L	H	ON
H	L	L	OFF
L	X	Communication disabled	OFF

*: • The I²C communication is enabled after the common block and digital block activation setting the external CTLMAIN pin to "H".

- When executing the ON/OFF control for DD1, DD2 and LDO using the external pin, don't execute the ON/OFF control using I²C. Aside from the ON/OFF control, it is possible to control everything else using I²C.
- When executing the ON/OFF control for DD1, DD2 and LDO using I²C, input "L" to the CTL* pin (the pin is open or in the GND connection condition).


■ STATE TRANSITION DIAGRAM



- (1) External CTLMAIN pin "H"
- (2) External CTLMAIN pin "L"
- (3) External CTL pin "H" / I²C communication "relevant CH_ON"
- (4) External CTL pin "L" / I²C communication "relevant CH_OFF"
- (5) Error detection (OCP, OCP_1ms continuation)
- (6) Turning on the power supply again (equal to or less than uvlo_vcc reset voltage) or setting CTLMAIN to "L"

- Notes:
- When executing the ON/OFF control for DD1, DD2 and LDO using the external pin, don't execute the ON/OFF control using I²C. Aside from the ON/OFF control, it is possible to control everything else using I²C.
 - When executing the ON/OFF control for DD1, DD2 and LDO using I²C, input "L" to the CTL* pin (the pin is open or in the GND connection condition).

■ TURNING ON AND OFF SEQUENCE (Turning ON CTL*:CTL1, CTL2, CTLMAIN=VCC Simultaneously)




*: VREF and VR activations depend on the VREF pin capacitance and VR pin capacitance.

Time in the sequence figure above is applied for the following condition.

- VREF pin capacitance : 0.1μF
- VR pin capacitance : 0.47μF

■ CTL* TURNING ON AND OFF SEQUENCE 1 (VCC → CTL*: CTL1, CTL2, CTLMAIN)




*: VREF and VR activations depend on the VREF pin capacitance and VR pin capacitance.

Time in the sequence figure above is applied for the following condition.

- VREF pin capacitance : 0.1µF
- VR pin capacitance : 0.47µF

■ CTL* TURNING ON AND OFF SEQUENCE 2 (VCC→CTLMAIN→CTL1→CTL2)



(1) Time from turning on CTLMAIN to VREF activation completion (=communication enabled)*

Typ: 130μS, Max: 200μS

(2) Time from turning on CTL1 to ct1 (IC internal signal) "H"

Typ: 150μS, Max: 250μS

*: VREF and VR activations depend on the VREF pin capacitance and VR pin capacitance.

Time in the sequence figure above is applied for the following condition.

- VREF pin capacitance : 0.1μF
- VR pin capacitance : 0.47μF


■ CTL* PIN THRESHOLD VOLTAGE

The input circuit structure for the CTL* pin is the schmitt trigger style, and the threshold voltage shows the hysteresis characteristics when CTL* OFF → ON and ON → OFF. (See "CTL* pin equivalent circuit diagram" below.)

Also, the threshold voltage level depends on the VCC pin voltage.


Moreover, make sure to input either the "H" level ($>V_{CC} \times 0.7V$) or "L" level ($<0.4V$) to the CTL* pin when in use.

- CTL* pin equivalent circuit diagram




■ PROTECTION OPERATION SEQUENCE

- DD channel
The DD channel monitors the FET current peak value at any time during the operation. When the DD output becomes the over current state, the output voltage is decreased. Afterward, the timer operation is performed and the output stops after about 1ms progress.
- LDO channel
It contains the fold-back type over current protection circuit in order to prevent destroy because of the over load and the output over current. It limits the output current and the output voltage from the peak around the over current protection value for LDO (ILIMIT) to the over current current (Is).
At this time, if the output voltage V_o gets lower than the detection voltage V_d ($V_d: V_o \times 0.5$), the timer operation starts and the output stops after about 1ms progress. Moreover, because the over current protection circuit does not operate at the soft-start ($0V$ to $V_o \times 0.7$), neither the output stops nor the error signal outputs. However, the fold-back type over current protection characteristic functions. The following shows the fold-back type over current protection characteristic.



- Thermal shutdown protection
If the temperature at the junction part reaches $+150^\circ\text{C}$, the thermal shutdown protection circuit turns all channels off.

- Error detection sequence



- ERR detection mode release

It is necessary to turn the power supply on again, or to turn CTLMAIN on again to release the ERR detection mode.

■ OPERATION CONDITION, STOP CIRCUIT AND RELEASE CONDITION FOR PROTECTION CIRCUIT

Channel	Operation whilst under protection	Over voltage protection (OCP)	Under voltage lockout protection (UVLO)	Thermal shutdown protection (TSD)
DD1, DD2	Discharge	Operating condition: After about 1ms progress in the over current condition Process during protection operation: DD1, DD2, LDO stop Recovery condition: (1) Power supply reasserted (2) CTLMAIN reasserted	Operating condition: Input voltage drop Process during protection operation: DD1, DD2, LDO stop Recovery condition: Input voltage rise	Operating condition: Chip temperature increment Process during protection operation: DD1, DD2, LDO stop Recovery condition: (1) Power supply reasserted (2) CTLMAIN reasserted
LDO	Discharge	Operating condition: After about 1ms progress in the over current condition Process during protection operation: DD1, DD2, LDO stop Recovery condition: (1) Power supply re-asserted (2) CTLMAIN reasserted	UVLO operates only when CTLMAIN is "H" (normal operation).	Only when CTLMAIN is in the "H" state and one of CTL1, CTL2 or L is in the "H" state, TSD will operate.
ERR output (ERRpin)	-	"L" output when detecting OCP at CH of DD1, DD2, or LDO	No change	"L" output when detecting TSD

Thermal shutdown protection (TSD) operation during over current protection timer operation

When the thermal shutdown protection (TSD) operated during the over current protection (OCP) timer operation, the thermal shutdown protection has priority.

Operation when releasing under voltage lockout protection (UVLO)


DD1, DD2 and LDO: Activation following the condition for CTL* pin

■ DD SOFT-START OPERATION

The soft-start operation for DD1, DD2 and LDO is enabled in order to prevent the rush current during the DD activation. The soft-start time can be controlled by I²C.

Soft-start control: enabled to set at DD1, DD2 and LDO

- DD, LDO soft-start



■ DISCHARGE OPERATION


• DD channel

When executing the DD OFF operation at the CH ON/OFF signal, the DC/DC smooth capacitance charged for each output voltage is discharged using resistor for discharge which is set in the IC and the output voltage is decreased gradually. However, the discharge time changes depending on the DC/DC converter load current. The discharge time is calculated by the following equation.

Discharge time (time till the output becomes 10% without load)

$$t_{off}(s) \approx 2.3 \times R_{DIS} \times C_{out}(F)$$

Note: See the table in ■ELECTRICAL CHARACTERISTICS for the discharge resistor value.




• LDO channel

When executing the LD OFF operation at the CH ON/OFF signal, the output capacitance charged for the output voltage is discharged using resistor for discharge which is set in the IC and the output voltage is decreased gradually. However, the discharge time changes depending on the output load current. The discharge time is calculated by the following equation.

Discharge time (time till the output becomes 10% without load).

$$t_{off}(s) \approx 2.3 \times R_{DIS} \times C_{out}(F)$$

Note: See the table in ■ELECTRICAL CHARACTERISTICS for the discharge resistor value.



■ PG1/PG2/PGL PIN AND ERR PIN

The following pins for each CH POWER GOOD output are prepared.

• PG1

It is the pin for DD1 POWER GOOD output.

When the output voltage exceeds 85% of the setting value at the DD1 ON mode, "H" is output.

Also, when the output voltage becomes equal to or lower than 75% of the setting value after the "H" output, "L" is output.

"L" is output at the DD1 OFF mode.

• PG2

It is the pin for DD2 POWER GOOD output.

When the output voltage exceeds 85% of the setting value at the DD2 ON mode, "H" is output.

Also, when the output voltage becomes equal to or lower than 75% of the setting value after the "H" output, "L" is output.

"L" is output at the DD2 OFF mode.

• PGL

It is the pin for LDO POWER GOOD output.

When the output voltage exceeds 85% of the setting value at the LDO ON mode, "H" is output.

Also, when the output voltage becomes equal to or lower than 75% of the setting value after the "H" output, "L" is output.

"L" is output at the LDO OFF mode.

The following pin for the error state output is prepared.

• ERR pin

It is the pin for the error state output. "L" is output during the error detection mode.

The ERR detection mode is released by turning on the power supply or CTLMAIN again.

■ I²C INTERFACE

1. Structure of I²C interface

The I²C interface executes the data communication in 1 byte (8-bit) units using two signal lines (bus), a SCL (serial clock line) and a SDA (serial data line).

This bus is connected to multiple devices;


- master: device to generate the clock signal and to control the data transfer (CPU and so on)
- slave: device that an address is specified by a master.

This IC is set as the slave and has no function to be the master.

Each device is defined due to the communication direction as described below.

- transmitter: device to send data to bus
- receiver: device to receive data from bus

The IC has the function both transmitter and receiver.



The IC defines the followings;

- Write : data is transmitted from master and the IC receives data
- Read : The IC transmits data and master receives data.

2. Definition of signal lines


SCL and SDA are connected to the power supply by the pull-up resistor.

The output circuit is the open Drain output.

When a bus is not used (waiting state), the open "H" is set changing the open Drain to the OFF state.

Note: SCL and SDA pins adopt a different ESD protection system from standard I²C specification because of ESD enhancement (see ■ I/O CIRCUIT TYPE).


When the power supply is in the bus line, don't shut off the power supply for an IC (VCCI2C).



3. Validity of data

Data has the following characteristics;

- change when SCL is the "L" level
- valid if the state is kept while SCL is the "H" level.




Moreover, the SDA signal change means the start or stop condition when SCL is the "H" level.

4. Definition of start and stop condition

The start and stop conditions are output from the master and shows start and stop of communications to the slave.

- Start : SDA changes from "H" to "L" when SCL is "H".
- Stop : SDA changes from "L" to "H" when SCL is "H".




5. ACK signal

This is a signal to confirm the data reception during communication.

The receiver replies the ACK signal to show the data reception to a transmitter every time 1 byte (8-bit) of data is received. The ACK signal is sent in 9clk after sending data 8-bit matching to the SCL signal that the master generates.

- A transmitter keeps SDA output "open H" in SCL9clk.
- A receiver informs the data reception situation to a transmitter outputting the followings in SCL 9 clk ;
when data was received : SDA output "L" (ACK)
when no data was received : SDA output "open H" (NACK)

However, if the master is changed to the receiver, ACK is not replied after the last data reception because the bus keeps open stopping the data transmission to the slave transmitter. In this case, the slave transmitter opens the bus (open H) and is set to the stop condition reception waiting state from the master.




6. I²C Interface Input Timing

(within recommended operating conditions)

Parameter	Symbol	Value				Unit
		SCL=100kHz		SCL=400kHz		
		Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	-	100	-	400	kHz
Start condition hold time	t _{HD:start}	4.0	-	0.6	-	μs
Restart condition setup time	t _{SU:start}	4.7	-	0.6	-	μs
Stop condition setup time	t _{SU:stop}	4.0	-	0.6	-	μs
Stop to Start bus open time	t _{buf}	4.7	-	1.3	-	μs
SCL "L" time	t _{Low}	4.7	-	1.3	-	μs
SCL "H" time	t _{High}	4.0	-	0.6	-	μs
SCL/SDA rising time	t _r	-	1.0	-	0.3	μs
SCL/SDA falling time	t _f	-	0.3	-	0.3	μs
Data hold time	t _{HD:data}	0.0	-	0.0	-	μs
Data setup time	t _{SU:data}	0.25	-	0.10	-	μs
SCL/SDA capacitor load	C _b	-	400	-	400	pF

- VIH/VIL level reference
- Conform to I²C bus specifications



7. Slave Address

This is a slave address when communicating with the I²C interface.

The slave address of this IC is set by the first seven bits as shown below.


The seventh bit follows the ADDSEL pin and "0"/"1" are variable.

The eighth bit is called the least significant bit (LSB) and determines the message direction. The bit "0" shows that information will be written from the master to the slave.


The bit "1" shows that the master reads information from the slave.

This does not support the general call address.

- When the ADDSEL pin is in "H"




- When the ADDSEL pin is in "L"



8. Bit structure of data on I²C interface

(1) Writing data to register and reading data

The data line is sent/received in the order from the most significant bit (MSB) to the least significant bit (LSB).




MB39C031

(2) I²C Interface Data Format

I²C communication


1. When a different slave address comes, non-matching ID is informed by not replying ACK after receiving the slave address.
2. All registers write to internal registers in the ACK signal after receiving the 8-bit data of each setting.
3. If a non-existing register address is specified, data is not written to a register.
4. Output the "stop" condition after sending the write data.

< During write (W) >



Write is allowed per one address. (sequential writing is not allowed.)
Send register address and data as one unit.

< During read (R) >



Read is allowed per one address. Be sure to perform read by specifying the register addresses.
(sequential reading is not allowed.)

■ STRUCTURE OF I²C INTERFACE AND DATA

• Register map

	address	DATA								Default	Writing timing	Remarks
		d07	d06	d05	d04	d03	d02	d01	d00			
Output voltage	00 _H	X	X	X	X	D03	D02	D01	D00	00 _H * 05 _H * 0A _H * 0F _H *	ACK	DD1 output voltage setting
	01 _H	X	X	X	X	D03	D02	D01	D00	00 _H * 03 _H * 06 _H * 0C _H *	ACK	DD2 output voltage setting
	02 _H	X	X	X	X	X	X	D01	D00	03 _H	ACK	LDO output voltage setting
Soft start	10 _H	X	X	X	X	D03	D02	D01	D00	01 _H	ACK	DD1 soft-start time setting
	11 _H	X	X	X	X	D03	D02	D01	D00	01 _H */ 03 _H *	ACK	DD2 soft-start time setting
	12 _H	X	X	X	X	D03	D02	D01	D00	03 _H	ACK	LDO soft-start time setting
DD operation mode	20 _H	X	X	X	X	X	X	D01	D00	00 _H	ACK	DD1, DD2 operation mode setting "0": Fixed PWM mode, "1": PFM/PWM mode
ON/OFF	30 _H	X	X	X	X	X	D02	D01	D00	00 _H	ACK	DD1, DD2, LDO output ON/OFF setting "0": Output OFF/ "1": Output ON
For test	FX _H	-	-	-	-	-	-	-	-	-	-	Disabled


*: The value depends on the preset value.

- Because the "X" block in the register map has no register, "0" is returned when in reading.
- The address FX_H is used for tests. It is normally disabled.
Don't read/write to the FX_H address.

MB39C031

(1) DD1 and DD2 output voltage control

1. Addresses 00_H, 01_H are allocated as registers for the DC/DC output voltage control.
2. The DC/DC output voltage control is controlled by writing data to addresses 00_H, 01_H.



DD1 output voltage setting table

DATA	Output voltage
00 _H	1.00*
01 _H	1.02
02 _H	1.04
03 _H	1.06
04 _H	1.08
05 _H	1.10*
06 _H	1.12
07 _H	1.14
08 _H	1.16
09 _H	1.18
0A _H *	1.20*
0B _H	1.22
0C _H	1.24
0D _H	1.26
0E _H	1.28
0F _H	1.30*

[V]

DD2 output voltage setting table


DATA	Output voltage
00 _H	1.20*
01 _H	1.25
02 _H	1.30
03 _H	1.35*
04 _H	1.40
05 _H	1.45
06 _H	1.50*
07 _H	1.55
08 _H	1.60
09 _H	1.65
0A _H	1.70
0B _H	1.75
0C _H *	1.80*
0D _H	1.85
0E _H	1.90
0F _H	1.95

[V]

*: The selectable output voltage setting as preset value.

(2) LDO output voltage control

1. Address 02_H is allocated as a register for the LDO output voltage control.
2. The LDO output voltage control is controlled by writing data to address 02_H.



LDO output voltage setting table


DATA	Output voltage
00 _H	2.80
01 _H	2.85*
02 _H	3.00
03 _H *	3.30*

[V]

*: The selectable output voltage using the preset value changing products

(3) Soft start time

1. Address 10_H to 12_H are allocated as registers for the soft start time control.
2. The soft start time control is controlled by writing data to addresses 10_H to 12_H.




Soft start time setting table

DATA1	Soft start time	Default setting
00 _H	14.3mS	
01 _H	0.9mS	DD1, DD2
02 _H	1.8mS	
03 _H	2.7mS	LDO
04 _H	3.6mS	
05 _H	4.5mS	
06 _H	5.4mS	
07 _H	6.3mS	
08 _H	7.2mS	
09 _H	8.1mS	
0A _H	9.0mS	
0B _H	9.9mS	
0C _H	10.8mS	
0D _H	11.6mS	
0E _H	12.5mS	
0F _H	13.4mS	

(4) DC/DC operation mode

1. Address 20_H is allocated as a register for the DC/DC operation mode control.
2. The DC/DC operation mode is controlled by writing data to address 20_H.




address	Bit	Value	Description	Value	Description
20 _H	D00	0*	DD1 Fixed PWM*	1	DD1 PFM/PWM
20 _H	D01	0*	DD2 Fixed PWM*	1	DD2 PFM/PWM

*: It is a preset value.

(5) ON/OFF for DC/DC and LDO


1. Address 30_H is allocated as a register for the DC/DC and LDO ON/OFF.
2. The DC/DC and LDO ON/OFF is controlled by writing data to address 30_H.



address	Bit	Value	Description	Value	Description
30 _H	D00	0*	DD1 output OFF*	1	DD1 output ON
30 _H	D01	0*	DD2 output OFF*	1	DD2 output ON
30 _H	D02	0*	LDO output OFF*	1	LDO output ON


*: It is a preset value.

■ I/O PIN EQUIVALENT CIRCUIT DIAGRAM




■ I/O CIRCUIT TYPE


- CTLMAIN/CTL1/CTL2/CTL/ADDSEL pins




- SCL pin



- SDA pin




- PG1/PG2/PGL/ERR pins



MB39C031

■ TYPICAL OPERATION CHARACTERISTIC MEASUREMENT CIRCUIT



• Part list

Symbol (Circuit diagram notation)	Parts	Part number	Specifications	Vendor
L1	Metal alloy inductor	1299AS-H-1R5N	1.5μH	TOKO
L2	Metal alloy inductor	1299AS-H-1R5N	1.5μH	TOKO
C1	Ceramic Capacitor	C1608X5R1H104K	0.1μF	TDK
C2	Ceramic Capacitor	C1608X5R1H104K	0.1μF	TDK
C3	Ceramic Capacitor	C1608X5R1V475K	4.7μF	TDK
C4	Ceramic Capacitor	C1608X5R1V475K	4.7μF	TDK
C5	Ceramic Capacitor	C1608X5R1V475K	4.7μF	TDK
C6	Ceramic Capacitor	C1608X5R1H104K	0.1μF	TDK
C7	Ceramic Capacitor	C1608X5R1H474K	0.47μF	TDK
C8	Ceramic Capacitor	C1608X5R1V475K	4.7μF	TDK
C9	Ceramic Capacitor	C1608X5R1A106K	10μF	TDK
C10	Ceramic Capacitor	C1608X5R1A106K	10μF	TDK
R1	Resistor	RR0816P-104-D	100kΩ	SSM
R2	Resistor	RR0816P-104-D	100kΩ	SSM
R3	Resistor	RR0816P-104-D	100kΩ	SSM
R4	Resistor	RR0816P-104-D	100kΩ	SSM

TOKO : TOKO, INC.

TDK : TDK Corporation


SSM : SUSUMU CO., LTD.

Note: The list above is recommended parts.


■ REFERENCE DATA

● DC/DC Load efficiency characteristics

• DD1




• DD2




● DC/DC line efficiency characteristics

• DD1


Vo=1.0V (Min)



Vo=1.2V




Vo=1.3V (Max)




• DD2


Vo=1.2V (Min)



Vo=1.8V



Vo=1.95V (Max)




● DC/DC line regulation characteristics

• DD1


$V_o=1.0V$ (Min)

Line regulation
($I_o=400mA$)




$V_o=1.2V$

Line regulation
($I_o=400mA$)



$V_o=1.3V$ (Max)


Line regulation
($I_o=400mA$)



• DD2


$V_o=1.2V$ (Min)

Line regulation
($I_o=400mA$)




$V_o=1.8V$

Line regulation
($I_o=400mA$)



$V_o=1.95V$ (Max)

Line regulation
($I_o=400mA$)




● LDO line regulation characteristics

• LDO


$V_o=2.8V$ (Min)

Line regulation
($I_o=50mA$)



$V_o=3.3V$ (Max)

Line regulation
($I_o=50mA$)



● DC/DC load regulation characteristics

• DD1

Vo=1.0V (Min)




Vo=1.2V

Vo=1.3V (Max)

Load regulation

Load regulation

Load regulation



Load current [A]




Load current [A]

Load current [A]

Load regulation

Load regulation

Load regulation



Load current [A]




Load current [A]

Load current [A]

Load regulation

Load regulation

Load regulation



Load current [A]

Load current [A]

Load current [A]

• DD2

Vo=1.2V (Min)




Vo=1.8V

Vo=1.95V (Max)

Load regulation

Load regulation

Load regulation



Load current [A]




Load current [A]

Load current [A]

Load regulation

Load regulation

Load regulation



Load current [A]




Load current [A]

Load current [A]

Load regulation

Load regulation

Load regulation



Load current [A]

Load current [A]


Load current [A]

● LDO load regulation characteristics

• LDO


$V_o=2.8V$ (Min)

Load regulation




$V_o=3.3V$ (Max)


Load regulation




Load regulation




Load regulation



Load regulation




Load regulation




● DC/DC output ripple waveform


• DD1 (Fixed PWM mode)




• DD1 (PFM/PWM mode)



• DD2 (Fixed PWM mode)



• DD2 (PFM/PWM mode)




● DD1 startup/shutdown waveform


Output voltage = 1.2V setting
 Soft-start setting=0.9ms
 Fixed PWM mode
 Control using the external pin (CTL1)

VCC = 2.5V

Io=1400mA




Io=0mA




VCC = 3.6V

Io=1400mA




Io=0mA




VCC = 5.5V

Io=1400mA




Io=0mA




● DD2 startup/shutdown waveform

Output voltage = 1.8V setting
 Soft-start setting=0.9ms
 Fixed PWM mode
 Control using the external pin (CTL2)


VCC = 2.5V
 Io=600mA




Io=0mA




VCC = 3.6V
 Io=600mA




Io=0mA



VCC = 5.5V
 Io=600mA




Io=0mA




● LDO startup/shutdown waveform

Output voltage =3.3V setting
 Soft-start setting=2.7ms
 Control using the external pin (CTLL)


VCC = 3.6V
 Io=250mA




Io=0mA



VCC = 5.5V
 Io=250mA




Io=0mA









● DC/DC Sudden load change characteristics

• DD1(Fixed PWM mode) 0mA↔1400mA/10μs




• DD2 (Fixed PWM mode) 0mA↔600mA/10μs

Output voltage = 1.8V setting




• DD1 (PFM/PWM mode) 0mA↔1400mA/10μs

Output voltage = 1.20V setting



• DD2 (PFM/PWM mode) 0mA↔600mA/10μs


Output voltage = 1.8V setting




● LDO Sudden load change characteristics

• LDO 0mA↔150mA/2μs

Output voltage = 3.3V setting



● Power dissipation



■ USAGE PRECAUTION

1. Do not configure the IC over the maximum ratings.

If the IC is used over the maximum ratings, the LSI may be permanently damaged.

It is preferable for the device to be normally operated within the recommended usage conditions. Usage outside of these conditions can have a bad effect on the reliability of the LSI.

2. Use the devices within recommended operating conditions.

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device.

All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. Printed circuit board ground lines should be set up with consideration for common impedance.

4. Take appropriate measures against static electricity.

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω in series between body and ground.

5. Do not apply negative voltages.

The use of negative voltages below -0.3 V may cause the parasitic transistor to be activated on LSI lines, which can cause malfunctions.

6. When all channels are operating, the reliability level is designed under the condition that the average ambient temperature $T_a=+60^{\circ}\text{C}$, the typical input voltage, the typical output voltage and the typical output current condition are used.

MB39C031

■ ORDERING INFORMATION

Part number	Package	Remarks
MB39C31WQN	28-pin plastic QFN (LCC-28P-M70)	

■ PRESET CODE (MB39C031)


Preset code	DD1 output voltage preset code value	DD2 output voltage preset code value	LDO output voltage preset code value
111	1.00V	1.20V	2.85V
112	1.00V	1.20V	3.30V
121	1.00V	1.35V	2.85V
122	1.00V	1.35V	3.30V
131	1.00V	1.50V	2.85V
132	1.00V	1.50V	3.30V
141	1.00V	1.80V	2.85V
142	1.00V	1.80V	3.30V
211	1.10V	1.20V	2.85V
212	1.10V	1.20V	3.30V
221	1.10V	1.35V	2.85V
222	1.10V	1.35V	3.30V
231	1.10V	1.50V	2.85V
232	1.10V	1.50V	3.30V
241	1.10V	1.80V	2.85V
242	1.10V	1.80V	3.30V
311	1.20V	1.20V	2.85V
312	1.20V	1.20V	3.30V
321	1.20V	1.35V	2.85V
322	1.20V	1.35V	3.30V
331	1.20V	1.50V	2.85V
332	1.20V	1.50V	3.30V
341	1.20V	1.80V	2.85V
342	1.20V	1.80V	3.30V
411	1.30V	1.20V	2.85V
412	1.30V	1.20V	3.30V
421	1.30V	1.35V	2.85V
422	1.30V	1.35V	3.30V
431	1.30V	1.50V	2.85V
432	1.30V	1.50V	3.30V
441	1.30V	1.80V	2.85V
442	1.30V	1.80V	3.30V

MB39C031

■ EV BOARD ORDERING INFORMATION

EV board part number	EV board version No.	Remarks
MB39C031-EVB-01	MB39C031-EVB-01 REV3.0	

■ MARKING FORMAT (Lead Free version)



■ LABELING SAMPLE (Lead free version)

Lead-free mark
JEITA logo JEDEC logo

MB123456P - 789 - GE1
(3N) 1MB123456P-789-GE1 1000

(3N)2 1561190005 107210

1,000 PCS

MB123456P - 789 - GE1

2006/03/01 ASSEMBLED IN JAPAN

MB123456P - 789 - GE1
1561190005 1/1 0605 - Z01A 1000

QC PASS

The part number of a lead-free product has the trailing characters "E1".

"ASSEMBLED IN CHINA" is printed on the label of a product assembled in China.


■ MB39C031 RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL

Recommended Reflow Condition


Item	Condition	
Mounting Method	IR (infrared reflow), warm air reflow	
Mounting times	3 times in a low	
Storage period	Before opening	Please use it within two years after manufacture.
	From opening to the reflow	Less than 7 days
	When the storage period after opening was exceeded*	Please process within 7 days after baking (125°C±3°C, 24H+2H/-0H) Baking can be performed up to two times.
Storage conditions	5°C to 30°C, 60%RH or less (the lowest possible humidity)	


*: Concerning the Tape & Reel product, please transfer product to heatproof tray and so on when you perform baking.

Also please prevent lead deforming and ESD damage during baking process.



■ PACKAGE DIMENSIONS

<p style="text-align: center;">28-pin plastic QFN</p>  <p style="text-align: center;">(LCC-28P-M70)</p>	Lead pitch	0.40 mm
	Package width × package length	4.00 mm × 4.00 mm
	Sealing method	Plastic mold
	Mounting height	0.80 mm MAX
	Weight	0.04 g



Please check the latest package dimension at the following URL.
<http://edevice.fujitsu.com/package/en-search/>

MEMO

MEMO

All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.