



TSM3460

20V N-Channel MOSFET w/ESD Protected

SOT-26



Pin assignment:

- 1. Drain 6. Drain
- 2. Drain 5. Drain
- 3. Gate 4. Source

$V_{DS} = 20V$

$R_{DS(on)}, V_{GS} @ 4.5V, I_{DS} @ 6A = 22m\Omega$ (typ.)

$R_{DS(on)}, V_{GS} @ 2.5V, I_{DS} @ 5A = 40m\Omega$ (typ.)

$R_{DS(on)}, V_{GS} @ 1.8V, I_{DS} @ 2A = 60m\Omega$ (typ.)


Features

- ✧ Advanced trench process technology
- ✧ High density cell design for ultra low on-resistance
- ✧ Excellent thermal and electrical capabilities
- ✧ Specially designed for Li-ion battery packs.
- ✧ Battery switch application

Ordering Information

Part No.	Packing	Package
TSM3460CX6	Tape & Reel 3,000/per reel	SOT-26

Block Diagram



Absolute Maximum Rating (Ta = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20V	V
Gate-Source Voltage	V_{GS}	±12	V
Continuous Drain Current, $V_{GS} @ 4.5V$.	Ta = 25°C	6	A
	Ta = 70°C	5	A
Pulsed Drain Current, $V_{GS} @ 4.5V$	I_{DM}	30	A
Diode Forward Current	I_S	1.5	A
Maximum Power Dissipation	Ta = 25°C	1.3	W
	Ta = 70°C	0.96	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to +150	°C

Thermal Performance


Parameter	Symbol	Limit	Unit
Junction to Foot (Drain) Thermal Resistance	$R_{\theta jf}$	35	°C/W
Junction to Ambient Thermal Resistance (PCB mounted)	$R_{\theta ja}$	120	°C/W

Note: Surface mounted on FR4 board $t \leq 300\mu S$, Duty < 2%.




Electrical Characteristics $T_j = 25^\circ\text{C}$ unless otherwise noted						
Parameter	Conditions	Symbol	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	BV_{DSS}	20	--	--	V
Drain-Source On-State Resistance	$V_{GS} = 4.5\text{V}, I_D = 6\text{A}$	$R_{DS(ON)}$	--	22	30	m Ω
	$V_{GS} = 2.5\text{V}, I_D = 5\text{A}$	$R_{DS(ON)}$	--	40	50	
	$V_{GS} = 1.8\text{V}, I_D = 2\text{A}$	$R_{DS(ON)}$	--	60	80	
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	$V_{GS(TH)}$	0.5	0.85	--	V
Zero Gate Voltage Drain Current	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V}$	I_{DSS}	--	--	1.0	uA
	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V}, T_j = 60^\circ\text{C}$		--	--	25	
Gate Body Leakage	$V_{GS} = \pm 4.5\text{V}, V_{DS} = 0\text{V}$	I_{GSS}	--	--	± 200	nA
On-State Drain Current	$V_{GS} = 4.5\text{V}, V_{DS} \geq 5\text{V}$	$I_{D(ON)}$	30	--	--	A
Forward Transconductance	$V_{DS} = 10\text{V}, I_D = 6\text{A}$	g_{fs}	--	30	--	S
Dynamic *						
Total Gate Charge	$V_{DS} = 10\text{V}, I_D = 6\text{A},$ $V_{GS} = 4.5\text{V}$	Q_g	--	15.5	30	nC
Gate-Source Charge		Q_{gs}	--	2	--	
Gate-Drain Charge		Q_{gd}	--	3.5	--	
Turn-On Delay Time	$V_{DD} = 10\text{V}, R_L = 10\Omega,$ $I_D = 1\text{A}, V_{GEN} = 4.5\text{V},$ $R_G = 6\Omega$	$t_{d(on)}$	--	75	100	nS
Turn-On Rise Time		t_r	--	125	150	
Turn-Off Delay Time		$t_{d(off)}$	--	600	720	
Turn-Off Fall Time		t_f	--	300	360	
Input Capacitance	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V},$ $f = 1.0\text{MHz}$	C_{iss}	--	1336	--	pF
Output Capacitance		C_{oss}	--	220	--	
Reverse Transfer Capacitance		C_{rss}	--	130	--	
Source-Drain Diode						
Max. Diode Forward Current		I_S	--	--	1.5	A
Diode Forward Voltage	$I_S = 1.5\text{A}, V_{GS} = 0\text{V}$	V_{SD}	--	0.6	1.2	V

Note : * for design only, not subject to production tested.
pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$









Switching Test Circuit








Switchin Waveforms


Typical Characteristics Curve (Ta = 25 °C unless otherwise noted)



Electrical Characteristics Curve (continued)



SOT-26 Mechanical Drawing



SOT-26 DIMENSION				
DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.70	3.00	0.106	0.118
B	0.25	0.50	0.010	0.020
C	1.90(typ)		0.075(typ)	
D	0.95(typ)		0.037(typ)	
E	1.50	1.70	0.059	0.067
F	1.05	1.35	0.041	0.053
H	2.60	3.00	0.102	0.118
L	0.60(typ)		0.024(typ)	