

Wide Input Voltage Range High Efficiency Fault Tolerant LED Driver

Features and Benefits


- Automotive AEC-Q100 qualified
- Fully integrated 42 V MOSFET for Boost Converter
- Fully integrated LED current sinks
- Withstands surge input up to 40 VIN for load dump
- Operates down to 3.9 VIN (max) for idle stop
- Drives four strings of LEDs
- Maximum Output voltage 40V
 - Up to 11 white LEDs in series
- Drive current for each string is 100 mA
- Programmable boost switching frequency (200 kHz to 2.15 MHz)
- Synchronized boost switching frequency option (260 kHz to 2.3 MHz)
- Dithering of boost switching frequency to reduce EMI
- Extremely high LED contrast ratio
 - 10,000:1 using PWM dimming alone
 - 100,000:1 when combining PWM and analog dimming

Continued on the next page...

Packages:

20-Pin TSSOP with Exposed Thermal Pad (suffix LP)

28-Pin QFN with Exposed Thermal Pad (suffix ET)



Description

The A8519 is a multi-output LED driver for small-size LCD backlighting. It integrates a current-mode boost converter with internal power switch and four current sinks. The boost converter can drive up to 44 white LEDs, 11 LED per string, at 100 mA. The LED sinks can be paralleled together to achieve higher LED currents up to 400 mA. The A8519 operates from single power supply from 4.5 V to 40 V, which allows the part to withstand load dump condition encountered in automotive systems.

The A8519 can control LED brightness through digital (PWM) signal. LED brightness contrast ratio of 10,000:1 can be achieved using PWM dimming at 100 Hz. Higher ratio of 100,000:1 is possible when using a combination of PWM and analog dimming.


If required, the A8519 can drive an external P-Channel MOSFET to disconnect input supply from the system in the event of a fault. The A8519 provides protection against output short, over voltage, open or shorted diode, open or shorted LED pin, and over-temperature. A cycle-by-cycle current limit protects the internal boost switch against high current overloads.

Continued on the next page...

Applications:

- Automotive Infotainment Backlighting
- Automotive Cluster
- Automotive Center Stack

Typical Application Diagram



Typical Application Circuit Showing VOUT to ground Short Protection Using Optional P-MOSFET

A8519

Wide Input Voltage Range High Efficiency Fault Tolerant LED Driver

Features and Benefits (continued)

- Excellent input voltage transient response at lowest PWM duty cycle
- Gate driver for optional P-Channel MOSFET input disconnect switch
- LED current accuracy 0.7%
- LED string current matching accuracy 0.8%
- Protection against:
 - Shorted boost switch, inductor or output capacitor
 - Shorted FSET or ISET resistor
 - Open or shorted LED pins and LED strings
 - Open boost diode
 - Over temperature

Description (continued)

The A8519 has a synchronization pin that allows boost switching frequencies to be synchronized in the range of 300 kHz to 2.3 MHz. The high switching frequency allows the converter to operate above the AM radio band. The IC contains a clock output pin that allows other converters to be synchronized to the A8519's boost switching frequency.

Selection Guide

Part Number	Operating Ambient Temperature Range T_A , (°C)	Package	Packaging	Leadframe Plating
A8519KLPTR-T	-40 to 125	20-Pin TSSOP with Exposed Thermal Pad	4000 pieces per reel	100% matte tin
A8519KETTR-R	-40 to 125	28-Pin 5 x 5 mm QFN with Exposed Thermal Pad and Sidewall Plated	1500 pieces per reel	100% matte tin

Contact Allegro for additional packing options.



Absolute Maximum Ratings¹

Characteristic	Symbol	Notes	Rating	Unit
LEDx Pin		x = 1, 2, 3, or 4	-0.3 to 40	V
OVP Pin			-0.3 to 40	V
VIN, VOUT			-0.3 to 40	V
VSENSE, GATE			$V_{IN} - 7.4$ to $V_{IN} + 0.4$	V
SW ²		Continuous	-0.6 to 42	V
		t < 50 ns	-1 to 48	V
FAULT			-0.3 to 40	V
APWM, PWM, CLKOUT, COMP, FSET, ISET, VDD			-0.3 to 5.5	V
Operating Ambient Temperature	T_A	K temperature range	-40 to 125	°C
Maximum Junction Temperature	$T_{J(max)}$		150	°C
Storage Temperature	T_{stg}		-55 to 150	°C

¹Operation at levels beyond the ratings listed in this table may cause permanent damage to the device. The absolute maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the electrical characteristics table is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

²SW DMOS is self-protecting and will conduct when V_{SW} exceeds 48 V.

Thermal Characteristics may require derating at maximum conditions, see application information


Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{\theta JA}$	LP Package on 2-layer 3 in ² PCB	40	°C/W
		ET Package on 2-layer 3 in ² PCB	Contact factory	°C/W
		LP Package on 4-layer PCB Based on JEDEC Standards	29	°C/W
		ET Package on 4-layer PCB Based on JEDEC Standards	32	°C/W

*Additional thermal information available on the Allegro website.

Table of Contents

Specifications	2	PWM Dimming	15
Selection Guide	2	APWM Pin	17
Absolute Maximum Ratings	2	Extending LED Dimming Ratio	18
Thermal Characteristics	3	Analog Dimming	18
Functional Block Diagram	4	LED Short Detect	19
Pin-out Diagram and Terminal List	5	Over Voltage Protection	19
Characteristic Performance	10	Boost Switch Over Current Protection	21
Functional Description	12	Input Over Current Protection and Disconnect Switch	22
Enabling the IC	12	Setting the Current Sense Resistor	22
Powering Up: LED Pin Short to GND Check	12	Input UVLO	22
Powering Up: Boost Output Under Voltage	13	VDD	23
Soft Start Function	14	Sutdown	23
Frequency Selection	14	Dithering Feature	23
SYNC	14	Fault Protection During Operation	24
LED Current Setting and LED Dimming	15	Application Information	27
		Design Example	27
		Package Outline Drawing	31



Functional Block Diagram



Pin-out Diagram

20-Pin TSSOP with Exposed Thermal Pad (suffix LP)

28-Pin QFN with Exposed Thermal Pad (suffix ET)



Terminal List Table

Pin Number		Name	Function
LP	ET		
1	18	COMP	Output of the error amplifier and compensation node. Connect an Rz-Cz-Cp network from this pin to GND for control loop compensation.
2	19-21	PGND	Power Ground for internal N-Channel MOSFET switching device. Connect to PCB ground plane.
3	22	OVP	Over Voltage Protection. Connect external resistor from VOUT to this pin to adjust the over voltage protection level.
4	23	VOUT	Connect directly to boost output voltage.
5	25-26	SW	The drain of the internal N-Channel MOSFET switching device of the boost converter.
6	27	GATE	Output gate driver pin for external P-Channel MOSFET control.
7	28	VSENSE	Connect this pin to the negative sense side of the current sense resistor Rsc. The threshold voltage is measured as $V_{IN}-V_{SENSE}$. There is also fixed current sink to allow for trip threshold adjustment.
8	1	VIN	Input power to the IC as well as the positive input used for current sense resistor
9	3	FAULT	The pin is an open-drain type configuration that will be pulled low when a fault occurs. Connect a 100 kΩ resistor between this pin and desired logic level voltage.
10	4	CLKOUT	Logic output representing the switching frequency of internal boost oscillator. This allows other converters to be synchronized to the same frequency (with the same frequency dithering, if applicable)
11	5	VDD	Output of internal LDO (bias regulator). Connect a 1μF decoupling capacitor between this pin and GND
12	6	APWM	Analog trimming option or dimming. Applying a digital PWM signal to this pin adjusts the internal ISET current.
13	7	PWM	Enables the IC when this pin is pulled high. Also serves to control the LED intensity by using pulse width modulation. Typical PWM dimming frequency is in the range of 100 to 400 Hz.
14	8	FSET	Frequency/synchronization pin. A resistor R _{FSET} from this pin to GND sets the switching frequency (with dithering super-imposed). It can also be used to synchronize two or more converters in the system to an external frequency between 260 kHz and 2.3 MHz (dithering is disabled in this case)
15	9	ISET	Connect R _{ISET} resistor between this pin and GND to set the desired LED current setting.
16	10, 11	AGND	LED current Ground. Connect to PCB ground plane.
17-20	13-16	LED 1-4	LED current sinks #1 - 4. Connect the cathode of each LED string to associated pin. Unused LED pin must be terminated to GND through a 3.09 kΩ resistor.
-	2, 12, 17, 24	NC	No connect. Leave open or connect to GND
-	-	PAD	Exposed pad of the package providing enhanced thermal dissipation. This pad must be connected to the ground plane(s) of the PCB with at least 8 vias, directly in the pad.

ELECTRICAL CHARACTERISTICS¹ Unless otherwise specified, specifications are valid at $V_{IN} = 16\text{ V}$, $T_A = 25^\circ\text{C}$; ● indicates specifications guaranteed over the full operating temperature range with $T_A = T_J = -40^\circ\text{C}$ to 125°C ; typical specifications are at $T_A = 25^\circ\text{C}$

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input Voltage						
Input Voltage Range ³	V_{IN}		● 4.5	–	40	V
UVLO Start Threshold	$UVLO_{rise}$	V_{IN} rising	● –	–	4.35	V
UVLO Stop Threshold	$UVLO_{fall}$	V_{IN} falling	● –	–	3.90	V
UVLO Hysteresis	$UVLO_{HYS}$		300	450	600	mV
Input Supply Current						
Input Quiescent Current	I_Q	PWM = V_{IH} , SW = 2 MHz	● –	8	15	mA
Input Sleep Supply Current	I_{SLEEP}	VIN = 16 V, VPWM = SYNC = 0V	● –	2.0	10.0	μA
Input Logic Levels (PWM, APWM)						
Input logic Level-Low	V_{IL}		● –	–	0.4	V
Input logic Level-High	V_{IH}		● 1.5	–	–	V
PWM input pull-down resistor	R_{EN}	PWM = 5 V	60	100	140	kΩ
APWM input pull-down resistor	R_{APWM}	PWM = V_{IH}	60	100	140	kΩ
APWM						
APWM frequency ²	f_{APWM}		● 40	–	1000	kHz
Output Logic Levels (CLKOUT)						
Output Logic Level-Low	V_{OL}	$5\text{ V} < V_{IN} < 40\text{ V}$	● –	–	0.3	V
Output Logic Level-High	V_{OH}	$5\text{ V} < V_{IN} < 40\text{ V}$	● 1.8	–	–	V
Error Amplifier						
Source Current	$I_{EA(source)}$	$V_{COMP} = 1.5\text{ V}$	–	–600	–	μA
Sink Current	$I_{EA(sink)}$	$V_{COMP} = 1.5\text{ V}$	–	+600	–	μA
COMP Pin Pull Down Resistance	R_{COMP}	FAULT = 0, $V_{COMP} = 1.5\text{ V}$	–	1.4	–	kΩ
Over Voltage Protection						
OVP pin Voltage Threshold	$V_{OVP(th)}$	OVP pin connected to V_{OUT}	● 7.6	8.3	9.0	V
OVP pin Sense Current Threshold	$I_{OVP(th)}$	Current into OVP pin	● 190	200	210	μA
OVP pin Leakage Current	$I_{OVP(LKG)}$	$V_{IN} = 16\text{ V}$, PWM = L	● –	0.1	1	μA
OVP accuracy			–	–	5	%
Under Voltage Protection Threshold	$V_{UVP(th)}$	Measured at OUT pin when $R_{OVP} = 160\text{ k}\Omega$ ²	–	3	–	V
		Measured at OUT pin when $R_{OVP} = 0$	–	0.55	0.7	V
Secondary Over Voltage Protection	$V_{OVP(sec)}$	Measured at SW pin	● 42	45	48	V
BOOST Switch						
Switch On Resistance	R_{SW}	$I_{SW} = 0.750\text{ A}$, $V_{IN} = 16\text{ V}$	● 100	250	500	mΩ
Switch Leakage Current	$I_{SW(LKG)}$	$V_{SW} = 16\text{ V}$, PWM = V_{IL}	● –	0.1	1	μA
Switch Current Limit	$I_{SW(LIM)}$		● 3.0	3.65	4.5	A

Continued on the next page...

¹For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing); positive current is defined as going into the node or pin (sinking).

²Ensured by design and characterization, not production tested.

³Minimum $V_{IN} = 4.5\text{ V}$ is only required at startup. After startup is completed, IC can continue to operate down to $V_{IN} = 3.9\text{ V}$

⁴LED current is trimmed to cancel variations in both Gain and ISET voltage

ELECTRICAL CHARACTERISTICS¹ Unless otherwise specified, specifications are valid at $V_{IN} = 16\text{ V}$, $T_A = 25^\circ\text{C}$; • indicates specifications guaranteed over the full operating temperature range with $T_A = T_J = -40^\circ\text{C}$ to 125°C ; typical specifications are at $T_A = 25^\circ\text{C}$

Characteristic	Symbol	Test Conditions		Min.	Typ.	Max.	Unit
Secondary switch current Limit ²	$I_{SW(LIM2)}$	Higher than max $I_{SW(LIM)}$ under all conditions part latches when detected		–	4.9	–	A
Minimum Switch on time	$t_{SW(on)}$		•	45	65	85	ns
Minimum Switch off time	$t_{SW(off)}$		•	–	65	85	ns
Oscillator Frequency							
Oscillator Frequency ⁵	F_{SW}	$R_{FSET} = 9.3\text{ k}\Omega$	•	1.95	2.15	2.35	MHz
		$R_{FSET} = 20\text{ k}\Omega$	•	0.9	1.0	1.1	MHz
		$R_{FSET} = 105\text{ k}\Omega$		–	200	–	kHz
FSET Pin Voltage	V_{FSET}	$R_{FSET} = 10\text{ k}\Omega$		–	1.02	–	V
Synchronization							
Sync input logic level	V_{SYNCL}	FSET pin logic Low	•	–	–	0.4	V
	V_{SYNCH}	FSET pin logic High	•	2.0	–	–	V
Synchronized PWM Frequency	$f_{SW(sync)}$		•	260	–	2300	kHz
Synchronization Input Min off time	$t_{SYNC(off)}$		•	150	–	–	ns
Synchronization Input Min on time	$t_{SYNC(on)}$		•	150	–	–	ns
LED Current Sinks							
LEDx Accuracy ⁴	Err_{LED}	$R_{ISET} = 8.33\text{ k}\Omega$	•	–	0.7	3	%
LEDx Matching	Δ_{LEDx}	$I_{ISET} = 120\text{ }\mu\text{A}$	•	–	0.8	2	%
LEDx Regulation Voltage	V_{LEDx}	$V_{LED1} = V_{LED2} = V_{LED3} = V_{LED4}$, $I_{ISET} = 120\text{ }\mu\text{A}$	•	750	850	975	mV
ISET to I_{LEDx} Current Gain	A_{ISET}	$I_{ISET} = 120\text{ }\mu\text{A}$	•	696	710	727	A/A
ISET Pin Voltage	V_{ISET}			0.987	1.017	1.047	V
Allowable ISET Current	I_{ISET}		•	20	–	144	μA
V_{LEDx} Short detect	$V_{LEDx(SC)}$	While LED sinks are in regulation. Sensed from V_{LEDx} to AGND	•	4.7	5.2	5.7	V
LED Startup Ramp Time ²	t_{SS}	Time duration before all LED channels come into regulation, or OVP is tripped		–	20	–	ms
Maximum PWM Dimming Until Off Time ²	t_{PWML}	Measured while PWM = low, during dimming control and internal references are powered on (exceeding t_{PWML} results in shutdown)		–	32750	–	f_{sw} cycles
Minimum PWM On-Time	$t_{PWH(min1)}$	First cycle when powering up IC (PWM = 0 to 3.3 V)	•	–	0.75	2	μs
	$t_{PWH(min)}$	Subsequent PWM pulses	•	–	0.5	1	μs

Continued on the next page...

¹For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing); positive current is defined as going into the node or pin (sinking).

²Ensured by design and characterization, not production tested.

³Minimum $V_{IN} = 4.5\text{ V}$ is only required at startup. After startup is completed, IC can continue to operate down to $V_{IN} = 3.9\text{ V}$

⁴LED current is trimmed to cancel variations in both Gain and ISET voltage

⁵ F_{SW} measurements were taken with dithering function is disabled.

ELECTRICAL CHARACTERISTICS¹ Unless otherwise specified, specifications are valid at $V_{IN} = 16\text{ V}$, $T_A = 25^\circ\text{C}$; ● indicates specifications guaranteed over the full operating temperature range with $T_A = T_J = -40^\circ\text{C}$ to 125°C ; typical specifications are at $T_A = 25^\circ\text{C}$


Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
PWM High to LED on Delay	$t_{d(\text{PWMon})}$	Time between PWM going high and when LED current reaches 90% of maximum (PWM = 0 to 3.3 V)	● –	0.2	0.5	μs
PWM Low to LED Off Delay	$t_{d(\text{PWMoff})}$	Time between PWM going low and when LED current reaches 10% of maximum (PWM = 3.3 to 0 V)	● –	0.36	0.5	μs
GATE Pin						
Gate Pin Sink current	$I_{G(\text{sink})}$	$V_{\text{GATE}} = V_{\text{IN}}$, no input OCP fault	–	-113	–	μA
Gate Pin Source current	$I_{G(\text{source})}$	$V_{\text{GATE}} = V_{\text{IN}} - 6\text{ V}$, input OCP fault tripped	–	6	–	mA
Gate shutdown delay when over-current fault is tripped ²	t_{FAULT}	$V_{\text{IN}} - V_{\text{SENSE}} = 200\text{ mV}$. Monitored at FAULT pin	–	–	3	μs
Gate Voltage	V_{GATE}	Measured between GATE and VIN when gate is on	–	-6.7	–	V
VSENSE pin						
VSENSE pin sink current	I_{VSENSE}		● 17.2	21.5	25.8	μA
VSENSE trip point	$V_{\text{VSENSE}(\text{trip})}$	Measured between VIN and VSENSE Radj = 0	● 95	110	125	mV
FAULT Pin						
FAULT pull down voltage	V_{FAULT}	$I_{\text{FAULT}} = 1\text{ mA}$	–	–	0.5	V
FAULT pin leakage current	$I_{\text{FAULT}(\text{lk})}$	$V_{\text{FAULT}} = 5\text{ V}$	–	–	1	μA
Thermal Protection (TSD)						
Thermal Shutdown Threshold ²	T_{SD}	Temperature rising	–	155	170	$^\circ\text{C}$
Thermal Shutdown Hysteresis ²	$T_{\text{SD}(\text{hys})}$		–	20	–	$^\circ\text{C}$

¹For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing); positive current is defined as going into the node or pin (sinking).


²Ensured by design and characterization, not production tested.

³Minimum $V_{\text{IN}} = 4.5\text{ V}$ is only required at startup. After startup is completed, IC can continue to operate down to $V_{\text{IN}} = 3.9\text{ V}$

⁴LED current is trimmed to cancel variations in both Gain and ISET voltage




Typical Application Showing Boost Configuration with Input Disconnect Switch to Protect Against Vout-to-ground Short




Typical Application Showing SEPIC Configuration for Flexible Input/Output Voltage Ratio

Characteristic Performance

Efficiency Measurement



A8519 Evaluation Board Efficiency versus Input Voltage while Disconnect Switch and Snubber Circuit are Used





A8519 Evaluation Board Efficiency versus Total LED Current while Disconnect Switch and Snubber Circuit are Used


Higher efficiency can be achieved by:

- Using an inductor with low DCR.
- Using lower forward voltage drop and smaller junction capacitance schottky diode.
- Removing the snubber circuit; however, this might compromise the EMI performance.
- Shorting out the disconnect switch and the input current sense resistor; however, this will eliminate the output short to GND protection feature.
- Lowering switching frequency. This will significantly improve the efficiency; however, to avoid the EMI AM band limits, careful switching frequency selection is required. In addition, a larger inductor will be needed.

Startup Waveforms




Transient Response to Step Change in PWM Dimming




From PWM = 0.1% to PWM = 100% at 4 Chs 60 mA/ch,
 $V_{IN} = 12\text{ V}$; Time base = 50 ms/Div


Transient Response to Step Change in V_{IN} Voltage



From $V_{IN} = 16\text{ V}$ to $V_{IN} = 5.5\text{ V}$, 4 Ch, 60 mA/Ch, PWM = 100%;
 Time base = 50 ms/Div



From PWM = 100% to PWM = 0.1% at 4 Chs 60 mA/ch,
 $V_{IN} = 12\text{ V}$; Time base = 50 ms/Div



From $V_{IN} = 5.5\text{ V}$ to $V_{IN} = 16\text{ V}$, 4 Ch, 60 mA/Ch, PWM = 100%;
 Time base = 50 ms/Div

Functional Description

Enabling the IC

The IC turns on when a logic high signal is applied on the PWM pin with a minimum duration of t_{PWMMH} for the first clock cycle, and the input voltage present on the VIN pin is greater than 4.35 V to clear the UVLO threshold. Before the LED's are enabled the A8519 driver goes through a system check to see if there are any possible fault conditions that might prevent the system from functioning correctly. Also if the FSET pin is pulled low the IC will not power up. More information on the FSET pin can be found in the Synchronization section of the data sheet.




Figure 1: Power Up Diagram Showing PWM, ISET, and VDD Voltages and Total LED Current

Powering Up: LED Pin Check

Once VIN pin goes above UVLO and a high signal is present on the PWM pin, the IC proceeds to power up. The A8519 then enables the disconnect switch (GATE) and checks to see if the LED pins are shorted to ground and/or are not used. The LED detect phase starts when the GATE voltage of the disconnect switch is equal to $V_{IN} - 3.3$ V.

Figure 2 shows the relation of LEDx pins with respect to the gate voltage of the disconnect switch (if used) during LED detect phase, as well as the duration of the LED detect for a switching frequency of 2 MHz.

When the voltage threshold on VLEDx pins exceeds 120 mV a delay between 3000 and 4000 clock cycles (1.5 to 2 ms) is used to determine the status of the pins.




Figure 2: Power Up Diagram Showing Disconnect V_{GATE} , V_{LED1} , V_{ISET} , and V_{PWM} During LED Pins Detect and Regulation Period

Table 1: LED Detection Duration for Given Switching Frequency

Switching Frequency	Detection Time
2 MHz	1.5 to 2 ms
1 MHz	3 to 4 ms
800 kHz	3.75 to 5 ms
600 kHz	5 to 6.7 ms

All unused LED pins should be connected with a 3.09 k Ω resistor to GND. The unused pin, with the pull down resistor, will be taken out of regulation at this point and will not contribute to the boost regulation loop.




Figure 3: Channel Select Setup

Table 2: LED Detection Voltage Thresholds

LED Pin Voltage Level	LED Pin	Action
Less than 70 mV	Indicates a short to PCB GND	A8519 will not proceed with power up.
150 mV	Not used	LED string connected with the unused LED pin is removed from operation
325 mV	LED pin in use	None




Figure 4: LED String Detect Occurs when All LED Strings are Selected to be Used




Figure 5: Detect Voltage is about 150 mV when LED Pin 2 is not Used

If an LED pin is shorted to ground, the A8519 will not proceed with soft start until the short is removed from the LED pin. This prevents the A8519 from powering up and putting an uncontrolled amount of current through the LEDs.




Figure 6: One LED Pin is Shorted to GND. The IC will not proceed with power up until LED pin is released, at which point the LED pin is checked to see if it is used.

Powering Up: Boost Output Under Voltage Protection

During startup, after the input disconnect switch has been enabled, the output voltage is checked through the OVP pin. If the sensed voltage does not rise above $V_{UVp(th)}$, the output is assumed to be at fault and the IC will not proceed with soft start.

Under voltage protection may be caused by one of the following faults:

- Output capacitor shorted to GND
- Boost inductor or diode open
- OVP sense resistor open

After an undervoltage fault, the A8519 is immediately shutdown and latched off. To enable the IC again, the PWM pin must be pulled low for at least 32750 clock cycles (about 16 ms at 2 MHz), then pulled high again.

Soft Start Function

During startup, the A8519 ramps up its boost output voltage following a fixed ramp function. This technique limits the input inrush current and ensures the same startup time regardless of the PWM duty cycle.

The soft start process is completed when any one of the following conditions is met:

1. All LED currents have reached their regulation targets,
2. Output voltage has reached 93% of its OVP threshold, or
3. Soft start ramp time (t_{SS}) has expired.

Frequency Selection




Figure 7: Startup Diagram Showing the Input Current, Output Voltage, Total LED Current, and Switch Node Voltage

The switching frequency on the boost regulator is set by a single resistor connected to the FSET pin. The switching frequency can be anywhere from 200 kHz to 2.15 MHz. Figure 8 shows typical switching frequency in MHz for a given resistor value (in kΩ). The following equation can also be used to determine typical switching frequency from FSET resistance:

$$f_{SW} = 20.3/R_{FSET} + 0.008$$

where f_{SW} is in MHz, R_{FSET} is in kΩ.

If a fault occurs during operation that will increase the switching frequency, the FSET pin is clamped to a maximum switching frequency of no more than 3.5MHz. If the FSET pin is shorted to GND the part will shut down. For more details see the fault mode table on page 25.




Figure 8: Switching Frequency versus R_{FSET} Resistor

Synchronization

The A8519 can also be synchronized using an external clock. At power up, if the FSET pin is held low, the IC will not power up. Only when the FSET pin is tri-stated to allow for the pin to rise, to about 1 V, or when a sync clock is detected the A8519 will try to power up. The basic requirement of the sync signal is 150 ns minimum on-time and 150 ns minimum off time as dictated by the requirements of pulse width on and off times.




Figure 9: Sync Pulse On and Off Time Requirements

Figure 9 shows timing for a synchronization clock into the A8519 at 2.2 MHz.

Any pulse with a duty cycle of 33% to 66% at 2.2 MHz can be used to synchronize the IC. Table 3 Summarizes the duty cycle range at various synchronization frequencies.

Table 3: Sync Pulse Duty Cycle Range for Selected Switching Frequencies.

Sync Pulse Frequency	Duty Cycle Range
2.2 MHz	33% to 66%
2 MHz	30% to 70%
1 MHz	15% to 85%
600 kHz	9% to 91%
300 kHz	4.5% to 95.5%




Figure 10: Synchronized FSET Pin and Switch Node SW Voltage.




Figure 11: Transition of the Switch Wave Form when the Sync Pulse is Detected. The A8519 is switching at 2 MHz, and the applied sync pulse is 1 MHz. The LED current does not show any variation while the frequency changeover occurs.

If during operation a sync clock is lost, the IC will revert to the preset switching frequency that is set by the R_{FSET} . During this period the IC will stop switching for a maximum period of approximately 7 μ s to allow for the sync detection circuitry to switch over to external preset switching frequency. If the clock is held low for more than 7 μ s the A8519 will shut down. In this shut down mode the IC will stop switching, the input disconnect switch is open and the LED's will stop sinking current. To shut down the IC into low power mode the user needs to disable the IC using the PWM pin by keeping the pin low for a period of 32750 clock cycles. If FSET pin is released at any time after 7 μ s the A8519 will proceed to soft start.

LED Current Setting and LED Dimming

The maximum LED current can be up to 100 mA per channel, and is set through the ISET pin. Connect a resistor, R_{ISET} , between this pin and GND. To set I_{LED} calculate R_{ISET} as follows:

$$I_{LED} = I_{SET} \cdot A_{ISET}$$

$$I_{SET} = \frac{V_{ISET}}{R_{ISET}}$$

$$R_{ISET} = \frac{(V_{ISET} \cdot A_{ISET})}{I_{LED}}$$

Where I_{LED} current is in A

R_{ISET} is in Ω .

This sets the maximum current through the LEDs, referred to as the 100% current.

Table 4: LED Current Setting Resistors (Values Rounded to the Nearest Standard Resistor Value)

Standard Closest R_{ISET} Resistor Values	LED Current I_{LED}
7.15 k Ω	100 mA per LED
8.87 k Ω	80 mA per LED
11.8 k Ω	60 mA per LED
14.3 k Ω	50 mA per LED
17.8 k Ω	40 mA per LED

PWM Dimming

The LED current can be reduced from the 100% current level by PWM dimming using the PWM pin. When the PWM pin is pulled high, the A8519 turns on and all enabled LEDs sink 100% current. When PWM is pulled low, the boost converter and LED

sinks are turned off. The compensation (COMP) pin is floated, and critical internal circuits are kept active. The typical PWM dimming frequencies fall between 200 Hz and 1 kHz.

The A8519 is designed to deliver a maximum dimming ratio of 10,000:1 at PWM frequency of 100 Hz. That means a minimum PWM duty cycle of 0.01%, or an on-time of just 1 μ s out of a period of 10 ms.

High PWM dimming ratio is achieved by regulating the output voltage during PWM off-time. The VOUT pin samples the output voltage during PWM on-time and regulates it during off-time. A hysteresis control loop brings VOUT higher by approximately 350 mV whenever it drops below the target voltage. In a highly

noisy switching environment, it is necessary to insert an RC filter at the VOUT pin. A typical value of $R = 10$ k and $C = 47$ pF is recommended.

Another important feature of the A8519 is the PWM signal to LED current delay. This delay is typically less than 500 ns, which allows for greater LED current accuracy at low PWM dimming duty cycles.

The error introduced by LED turn-on delay is partially off-set by LED turn-off delay. Therefore a PWM pulse width of under 1 μ s is still feasible, but the percentage error of LED current will increase with narrower pulse width.




Figure 12: Typical PWM Diagram Showing V_{OUT} , I_{LED} and COMP Pin, as well as the PWM Signal. (PWM dimming Frequency is 500 Hz 50% duty cycle.)




Figure 14: Rising Edge PWM Signal to Total LED Current $I_{LED(TOTAL)}$ Turn On Delay; Time base = 100 ns




Figure 13: Typical PWM Diagram Showing V_{OUT} , I_{LED} , and COMP Pin, as well as the PWM Signal. (PWM dimming frequency is 500 Hz 1% duty cycle.)




Figure 15: Falling Edge PWM Signal to Total LED Current $I_{LED(TOTAL)}$ Turn Off Delay; Time base = 100 ns

APWM Pin




Figure 16: Simplified Block Diagram of APWM ISET Block

The APWM pin is used in conjunction with the ISET pin. This is a digital signal pin that internally adjusts the I_{SET} current. The typical input signal frequency is between 40 kHz and 1 MHz. The duty cycle of this signal is inversely proportional to the percentage of current that is delivered to the LED. As an example, a system that delivers $I_{LED(TOTAL)} = 240$ mA would deliver $I_{LED(TOTAL)} = 180$ mA when an APWM signal with a duty-cycle of 25% is applied. When this pin is not used it should be tied to AGND.




Figure 18: Transition of Total LED Current from 180 mA to 240 mA, when a 25% APWM stops being Applied to the APWM Pin. (Dimming PWM = 100%)

To use the APWM pin as a trim function, the user should set the maximum output current to a value higher than the desired current by at least 5%. The LED I_{SET} current is then trimmed down to the appropriate desired value. Another consideration is the limitation of the APWM signal's duty cycle. In some cases it might be more desirable to set the maximum I_{SET} current to be 25-50% higher thus allowing the APWM signal to have duty cycles that are between 25 and 50%.




Figure 17: Transition of Total LED Current from 240 mA to 180 mA, when a 25% APWM Signal gets applied to the APWM Pin. (Dimming PWM = 100%)

Although the APWM dimming function has a wide frequency range, if used strictly as an analog dimming function it is recommended to use frequency ranges between 50 kHz and 500 kHz for best accuracy. The frequency range needs to be considered only if the user is not using APWM as a closed loop trim function. It takes about 1 millisecond to change the actual LED current due to propagation delay between the APWM signal and the $I_{LED(TOTAL)}$.




Figure 19: Transition of output current level when a 50% duty cycle APWM signal is applied to the APWM pin, in conjunction with 50% duty cycle applied to the PWM pin.

Extending LED Dimming Ratio

The dynamic range of LED brightness can be further extended, by using a combination of PWM duty cycle, APWM duty cycle, and analog dimming method.

For example, the following approach can be used to achieve a 50,000:1 dimming ratio at 200 Hz PWM frequency:

- Vary PWM duty cycle from 100% down to 0.02% to give 5,000:1 dimming.
- With PWM duty cycle at 0.02%, vary APWM duty from 0% to 90% to reduce LED current down to 10%. This gives a net effect of 50,000:1 dimming.

Analog Dimming

Besides using APWM signal, the LED current can also be reduced by using an external DAC or another voltage source. Connect R_{ISET} between the DAC output and the ISET pin. The limit of this type of dimming is dependant of the range of the ISET pin. In the case of the A8519 the limit is 20 μ A to 144 μ A.




Figure 20: Typical Application Circuit Using a DAC to Control the LED Current in the A8519

The ISET current is controlled by the following formula:

$$I_{ISET} = \frac{V_{ISET} - VDAC}{R_{ISET}}$$

Where V_{ISET} is the ISET pin Voltage

$VDAC$ is the DAC output voltage

When the DAC voltage is 0V the LED current will be at its maximum. To keep the internal gain amplifier stable, do not decrease the current through the R_{ISET} resistor to less than 20 μ A.

Below is a typical application circuit using a DAC to control the LED current using a two-resistor configuration. The advantage of this circuit is that the DAC voltage can be higher or lower than adjusting the LED current to a higher or lower value of the preset LED current set by the R_{ISET} resistor.




Figure 21: Typical Application Circuit Using a DAC and R_{ISET} Resistor to Control the LED Current in the A8519

The LED current can be adjusted using the following formula:

$$I_{ISET} = \frac{V_{ISET}}{R_{ISET}} - \left[\frac{VDAC - V_{ISET}}{RI} \right]$$

Where V_{ISET} is the ISET pin Voltage

VDAC is the DAC output voltage

When VDAC is equal to 1.00 V the output is strictly controlled by the R_{ISET} resistor. When VDAC is higher than 1.00 V the LED current is reduced. When VDAC is lower than 1.00 V the LED current is increased.

LED String Short Detect

All LEDx pins are capable to handle the maximum V_{OUT} that the converter can deliver, thus allowing for LEDx pin to V_{OUT} protection in case of a connector short.

In case some of the LEDs in an LED string are shorted, the voltage at the corresponding LEDx pin will increase. Any LEDx pin that has a voltage exceeding $V_{LEDx(SC)}$ will be removed from operation. This will prevent the IC from dissipating too much power by having a large voltage present on an LEDx pin.




Figure 22: Disabling of LED1 String when the LED1 Pin Voltage is Increased Above 4.6 V

While the IC is being PWM dimmed, the IC will recheck the disabled LED every time the PWM signal goes high to prevent false tripping of LED short. This also allows for some self correction if an intermittent LED pin short to V_{OUT} is present.

At least one LED must be in regulation for the LED string short-detect protection to activate. In case all of the LED pins are above regulation voltage (this could happen when the input voltage rises too high for the LED strings), they will continue to operate normally.

Overvoltage Protection

The A8519 has an output overvoltage protection (OVP) and open

$$R_{OVP} = \frac{(V_{OVP} - V_{OVP(th)})}{I_{OVP(th)}}$$

schottky diode protection (secondary OVP). The OVP pin has a threshold level of 8.3 V typical. A resistor can be used to set the output overvoltage protection threshold up to 40 V approximately. This is sufficient for driving 11 white LED in series.

The formula for calculating the OVP resistor is shown below:

where $V_{OVP(th)} = 8.3$ V typical,

$$I_{OVP(th)} = 200 \mu A \text{ typical}$$

The OVP function is not a latched fault. If the OVP condition occurs during a load dump, the IC will stop switching but not shut down.

There are several possibilities why an OVP condition is encountered during operation. The two most common being an open LED string and a disconnected output condition.

Figure 23 illustrates when the output of the A8519 is disconnected from load during normal operation. The output voltage instantly increases up to OVP voltage level, and then the boost stops switching to prevent damage to the IC. When the output voltage decreases to a low value, the boost converter will begin switching. If the condition that caused the OV event still exists, OVP will be triggered again.




Figure 23: Output of A8519 when Disconnected from Load During Normal Operation

Figure 24 describes a typical OVP condition caused by an open LED string. Once OVP is detected the boost stops switching, and the open LED string is removed from operation. Afterwards V_{OUT} is allowed to fall and the boost will resume switching and the A8519 will resume normal operation.




Figure 24: Typical OVP Condition Caused by an Open LED String

A8519 also has built in secondary overvoltage protection to protect internal switch in the event of an open diode condition. Open Schottky diode detection is implemented by detecting overvoltage on the SW pin of the device. If voltage on the SW pin exceeds the device safe operating voltage rating, the A8519 disables and remains latched. To clear this fault, the IC must be shut down by either using the PWM signal or by going below the UVLO threshold on the VIN pin.

Figure 25 illustrates open schottky diode protection while the IC is in normal operation. As soon as the switch node voltage (SW) exceeds 48 V the IC will shut down. Due to small delays in the detection circuit, as well as there being no load present, the switch node voltage (SW) will rise above the trip point voltage.




Figure 25: Open Schottky Diode Protection

When enabling the A8519 into an open diode condition, the IC will first go through all of its initial LED detection and will then check the boost output voltage. At that point, the open diode is detected.

Boost Switch Over Current Protection

The boost switch is protected with cycle-by-cycle current limiting set at a minimum of 3.0 A. Figure 27 illustrates the normal operation of the switch node (V_{SW}), inductor current, and output voltage (V_{OUT}) for a 11x4 LED configuration




Figure 27: Normal Operation of Switch Node (V_{SW}), Inductor Current, and Output Voltage (V_{OUT})

Figure 28 shows the cycle-by-cycle current limit showing inductor current, green trace. Note the inductor current is truncated and as a result the output voltage is reduced as compared to normal operation shown for the 11x4 LED configuration.




Figure 28: Cycle-by-Cycle Current Limit

There is also a secondary current limit ($I_{SW(LIM2)}$) that is sensed through the boost switch. This current limit once detected immediately shuts down the A8519. The level of this current limit is set above the cycle-by-cycle current limit to protect the switch from destructive currents when boost inductor is shorted. Figure 29 shows the secondary boost switch OCP. Once this limit is hit, the A8519 will immediately shut down.




Figure 29: Secondary Boost Switch OCP

Input Over Current Protection and Disconnect Switch




Figure 30: Typical Circuit Showing Implementation of Input Disconnect Feature

The primary function of the input disconnect switch is to protect the system and the device from catastrophic input currents during a fault condition.

If the input current level goes above the preset current limit threshold, the part will be shut down in less than 3 μ s. This is a latched condition. The fault flag is also set low to indicate a fault. This protection feature prevents catastrophic failure in the system due to a short of the inductor, inductor short to GND, or short at the output GND. Figure 31 illustrates the typical input over current fault condition. As soon as input OCP limit is reached, the part disables the gate of the disconnect switch Q1




Figure 31: Startup into Output Shorted to GND fault. Input OCP tripped at 4A ($R_{sc} = 0.024 \Omega$, $R_{adj} = 383 \Omega$)

Setting the Current Sense Resistor

As shown in Figure 30:

$$V_{IN} - V_{SENSE} = V_{SC} + I_{adj} \cdot R_{adj}$$

or

$$I_{SC} = ((V_{IN} - V_{SENSE}) - I_{adj} \cdot R_{adj}) / R_{SC}$$

where V_{SC} = the voltage drop across R_{SC} . The typical threshold for the current sense is $V_{IN} - V_{SENSE} = 110 \text{ mV}$ when R_{adj} is 0Ω . The A8519 can have this voltage trimmed using the R_{adj} resistor. It is recommended to set trip point to be above 3.65 A to avoid conflicts with the cycle-by-cycle current limit typical threshold. A sample calculation is done below for 4.25 A of input current.

Calculated max value of sense resistor $R_{SC} = 0.11 \text{ V} / 4.25 \text{ A} = 0.0259 \Omega$.

0.024Ω is a standard value. With $R_{SC} = 0.024 \Omega$, the voltage drop across R_{SC} is therefore:

$$V_{SC} = 4.25 \text{ A} \cdot 0.024 \Omega = 0.102 \text{ V}$$

$$R_{adj} = \frac{V_{SENSE(trip)} - V_{SC}}{I_{adj}}$$

$$R_{adj} = \frac{0.11 \text{ V} - 0.102 \text{ V}}{21.5 \mu\text{A}} = 372 \Omega$$

Input UVLO

When V_{IN} and V_{SENSE} rise above $UVLO_{rise}$ threshold, the A8519 is enabled. The A8519 is disabled when V_{IN} falls below $UVLO_{fall}$ threshold for more than 50 μ s. This small delay is used to avoid shutting down because of momentary glitches in the input power supply.

Figure 32 illustrates a shutdown due to a falling input voltage (V_{IN}). When V_{IN} falls below 3.90 V, the IC will shut down.




Figure 32: Shutdown with Falling Input Voltage

VDD

The VDD pin provides regulated bias supply for internal circuits. Connect a capacitor with a value of 1 μF or greater to this pin. The internal LDO can deliver no more than 2 mA of current with a typical VDD voltage of about 3.5 V, enabling this pin to serve as the pull up voltage for the fault pin.

Shutdown

If PWM pin is pulled low for more than t_{PWML} (32750 clock cycles), the device enters shutdown mode and clears all internal fault registers. As an example, at 2 MHz clock frequency it will take approximately 16.3 ms to shut down the IC into the low power mode. When shut down, the IC will disable all current sources and wait until the PWM goes high to re-enable the IC.

Figure 33 depicts the shutdown using the PWM enable showing the 16.3 ms delay between PWM signal and when the VDD and GATE of disconnect switch turn off.




Figure 33: Shutdown Using the PWM Enable

If faster shut down is required the FSET pin can be used. To immediately shut down the device, the user can pull FSET pin low for more than 7 μs . Once the FSET is low for a period longer than 7 μs the IC will stop switching, the input disconnect switch is open and the LEDs stop sinking current.

Dithering Feature

To minimize the switching frequency harmonics, a dithering feature is implemented in A8519. This feature simplifies the input filters needed to meet the automotive CISPR 25 conducted and radiated emission limits. The dithering sweep is internally set at $\pm 5\%$. The switching frequency will ramp from 0.95 times the programmed frequency to 1.05 times the programmed frequency. The rate or modulation at which the frequency sweeps is governed by an internal 12.5 kHz triangle pattern.




Figure 34: Minimum Dithering Switching Frequency = 2.02 MHz at $V_{in} = 12\text{ V}$, and PWM Ratio = 100%




Figure 35: Maximum Dithering Switching Frequency = 2.23 MHz at $V_{in} = 12\text{ V}$, and PWM Ratio = 100%




Figure 36: Output Voltage Ripple Frequency Due to Dithering = 12.4 kHz at $V_{in} = 12\text{ V}$, and PWM Ratio = 100%




Figure 37: Output Voltage Ripple Amplitude Due to Dithering = 100 mV at $V_{in} = 12\text{ V}$, and PWM Ratio = 100%

Fault Protection During Operation

The A8519 series devices constantly monitor the state of the system to determine if any fault conditions occur during normal operation. The response to a triggered fault condition is summarized in the table below. There are several points at which the A8519 monitors for faults during operation. The locations are Input current, switch current, output voltage, switch voltage, and LED pins. (Note: some protection features might not be active during startup to prevent false triggering of fault conditions.)

The detectable fault conditions are:

- open LED Pin
- shorted LED pin to GND
- open or shorted inductor
- open or shorted boost diode
- shorted inductor
- V_{OUT} short to GND
- SW pin shorted to GND
- ISET pin shorted to GND
- input disconnect switch source shorted to GND.

Note: Some faults will not be protected if the input disconnect switch is not used. An example of this is V_{OUT} short to GND.

Table 5: Fault Mode Table

Fault Name	Type	Active	Fault Flag Set	Description	Boost	Disconnect Switch	LED Sink Drivers
Primary switch over current protection (cycle-by-cycle current limit)	Auto-restart	Always	NO	This fault condition is triggered when the SW current exceeds the cycle-by-cycle current limit, $I_{SW(LIM)}$. The present SW on-time is truncated immediately to limit the current. Next switching cycle starts normally.	Off for a single cycle	ON	ON
Secondary switch current limit	Latched	Always	YES	When current through boost switch exceeds secondary SW current limit ($I_{SW(LIM2)}$) the device immediately shuts down the disconnect switch, LED drivers and boost. The Fault flag is set. To re-enable the part the PWM pin needs to be pulled low for 32750 clock cycles.	OFF	OFF	OFF
Input Disconnect current limit	Latched	Always	YES	The device is immediately shut off if the voltage across the input sense resistor is above the $V_{VSENSE(trip)}$ threshold. To re-enable the device the PWM pin must be pulled low for 32750 clock cycles.	OFF	OFF	OFF
Secondary OVP	Latched	Always	YES	Secondary overvoltage protection is used for open diode detection. When diode D1 opens, the SW pin voltage will increase until $V_{OVP(sec)}$ is reached. This fault latches the IC. The input disconnect switch is disabled as well as the LED drivers. To re-enable the part the PWM pin needs to be pulled low for 32750 clock cycles.	OFF	OFF	OFF
LEDx Pin Short Protection	Auto-restart	Startup	NO	This fault prevents the part from starting-up if any of the LED pins are shorted. The part stops soft-start from starting while any of the LED pins are determined to be shorted. Once the short is removed, soft-start is allowed to start.	OFF	ON	OFF
LEDx Pin open	Auto-restart	Normal operation	NO	When an LED pin is open the device will determine which LED pin is open by increasing the output voltage until OVP is reached. Any LED string not in regulation will be turned OFF. The device will then go back to normal operation by reducing the output voltage to the appropriate voltage level.	ON	ON	OFF for open pins. ON for all others.
ISET Short Protection	Auto-restart	Always	NO	Fault occurs when the I_{SET} current goes above 150% of max current. The boost will stop switching and the IC will disable the LED sinks until the fault is removed. When the fault is removed the IC will try to regulate to the preset LED current.	OFF	ON	OFF
FSET Short Protection	Auto-restart	Always	YES	Fault occurs when the FSET current goes above 150% of max current. The boost will stop switching, Disconnect switch will turn off and the IC will disable the LED sinks until the fault is removed. When the fault is removed the IC will try to restart with soft-start.	OFF	OFF	OFF
Over Voltage Protection	Auto-restart	Always	NO	Fault occurs when OVP pin exceeds $V_{OVP(th)}$ threshold. The IC will immediately stop switching to try to reduce the output voltage. If the output voltage decreases then the IC will restart switching to regulate the output voltage.	STOP during OVP event.	ON	ON

Fault Name	Type	Active	Fault Flag Set	Description	Boost	Disconnect Switch	LED Sink Drivers
Under Voltage Protection	Auto-restart	Always	YES	Device immediately shuts off boost and current sinks if the voltage at OVP pin is below $V_{UVLP(th)}$. It will auto-restart once the fault is removed.	OFF	ON	OFF
LED string short detection	Auto-restart	Always	NO	Fault occurs when the LED pin voltage exceeds 5.2 V. Once the LED string short fault is detected the LED string above the threshold will be removed from operation.	ON	ON	OFF for shorted pins. ON for all others.
Over Temperature Protection	Auto-restart	Always	NO	Fault occurs when the die temperature exceeds the over-temperature threshold, typically 170°C.	OFF	OFF	OFF
V_{IN} UVLO	Auto-restart	Always	NO	Fault occurs when V_{IN} drops below $UVLO_{fall}$, typically below 3.9 V. This fault resets all latched faults.	OFF	OFF	OFF

Application Information

Design Example

This section provides a method for selecting component values when designing an application using the A8519.

Assumptions: For the purposes of this example, the following are given as the application requirements:

- V_{IN} : 10 to 14 V
- Quantity of LED channels, $\#_{CHANNELS}$: 4
- Quantity of series LEDs per channel, $\#_{SERIESLEDS}$: 10
- LED current per channel, I_{LED} : 60 mA
- LED V_f at 60 mA: 3.2V
- f_{SW} : 2 MHz
- PWM dimming frequency 200 Hz 1% Duty cycle

STEP 1: Connect LED strings to pins LED1, LED2, LED3, and LED4.

STEP 2: Determine the LED current set Resistor R_{ISET}

$$R_{ISET} = \frac{(V_{ISET} \cdot A_{ISET})}{I_{LED}}$$

$$R_{ISET} = \frac{(1.017 \cdot 710)}{0.06 A} = 12 \text{ k}\Omega$$

$$R_{ISET} = 11.8 \text{ k}\Omega$$

An 11.8 k Ω resistor was chosen.

STEP 3a: Determining the OVP resistor.

The OVP resistor is connected between the OVP pin and the output voltage of the converter. The first step is to determine the maximum voltage based on the LED requirements. The regulation voltage for an LED pin (V_{LEDx}) of the A8519 is 850 mV. A 5 V headroom is added to give margin to the design due to noise and output voltage ripple.

$$V_{OUT(ovp)} = \#_{SERIESLEDS} \cdot V_f + V_{LED} + 5 V$$

$$V_{OUT(ovp)} = 10 \cdot 3.2 V + .850 V + 5 V$$

$$V_{OUT(ovp)} = 37.85 V$$

The OVP resistor is:

$$R_{OVP} = \frac{(V_{OUT(ovp)} - V_{OVP(th)})}{I_{OVP(th)}}$$

Where both $I_{OVP(th)}$ and $V_{OVP(th)}$ values are from the data sheet's Electrical Characteristics table.

$$R_{OVP} = \frac{37.85 - 8.3}{0.2}$$

$$R_{OVP} = 147.75 \text{ k}\Omega$$

Choose a value of resistor that is higher value than the calculated R_{OVP} . In this case a value of 158 k Ω was selected. Below is the actual value of the minimum OVP trip level with the selected resistor.

$$V_{OUT(ovp)} = 158 \text{ k}\Omega \cdot 0.2 \text{ mA} + 8.3 V$$

$$V_{OUT(ovp)} = 39.9 V$$

STEP 3b: At this point a quick check needs to be done to see if the conversion ratio is ok for the selected frequency. Where V_d is the boost diode forward voltage, minimum off time ($t_{SW(off)}$) is found in the data sheet.

$$D_{MAX(boost)} = 1 - t_{SW(off)} \cdot f_{SW(max)}$$

$$D_{MAX(boost)} = 1 - (85 \text{ ns} \cdot 2.2 \text{ MHz}) = 0.813$$

$$\text{Theoretical Max } V_{out} = \left[\frac{V_{IN(min)}}{1 - D_{MAX(boost)}} \right] - V_d$$

V_d is the voltage drop of the boost diode

$$\text{Theoretical Max } V_{out} = \left[\frac{10 V}{1 - 0.813} \right] - 0.4 = 53.1 V$$

Theoretical Max V_{OUT} value needs to be greater than the value $V_{OUT(ovp)}$. If this is not the case, the switching frequency of the boost converter is going to have to be reduced to meet the maximum duty cycle requirements.

STEP 4: Inductor selection

The inductor needs to be chosen such that it can handle the necessary input current. In most applications due to stringent EMI requirements the system needs to operate in continuous conduction mode throughout the whole input voltage range.

Step 4a: Determine the Duty Cycle

$$D_{MAX} = 1 - \left[\frac{V_{IN(min)}}{(V_{OUT(ovp)} + Vd)} \right]$$

$$D_{MAX} = 1 - \left[\frac{10}{(39.9 + 0.4)} \right] = 0.75$$

STEP 4b: Determine the maximum and minimum input current to the system. The minimum input current will dictate the inductor value. The maximum current rating will dictate the current rating of the inductor.

$$I_{IN(max)} = \frac{V_{OUT(ovp)} \cdot I_{OUT}}{V_{IN(min)} \cdot \eta}$$

$$I_{OUT} = \#_Channels \cdot I_{LED}$$

$$I_{OUT} = 4 \cdot 0.060 A = 0.240 A$$

A good approximation of efficiency η can be taken from the efficiency curves located on page 10. A value of 90% is a good starting approximation.

$$I_{IN(max)} = \frac{39.9 V \cdot 240 mA}{10 V \cdot 0.90} = 1.06 A$$

$$I_{IN(max)} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN(max)} \cdot \eta}$$

$$V_{OUT} = 10 \cdot 3.2 V + 0.85 V = 32.85 V$$

$$I_{IN(min)} = \frac{32.85 V \cdot 240 mA}{14 V \cdot 0.90} = 0.625 A$$

STEP 4c: Determining the inductor value. To ensure that the inductor operates in continuous conduction mode the value of the inductor needs to be set such that the $\frac{1}{2}$ inductor ripple current is not greater than the average minimum input current. A first pass calculation for K_{ripple} should be 30% of the maximum inductor current.

$$\Delta I_L = I_{IN(max)} \cdot K_{ripple}$$

$$\Delta I_L = 1.06 A \cdot 0.3 = 0.318 A$$

$$L = \frac{(V_{IN(min)} \cdot D_{MAX})}{(\Delta I_L \cdot f_{SW})}$$

$$L = \frac{10 V}{0.318 A \cdot 2 MHz} \times 0.75 = 11.79 \mu H$$

Double check to make sure that $\frac{1}{2}$ current ripple is less than $I_{IN(min)}$.

$$I_{IN(min)} > (1/2) \Delta I_L$$

$$0.625 A > 0.159 A$$

A good inductor value to use would be 10 μH :

STEP4d: This step is used to verify that there is sufficient slope compensation for the inductor chosen. 6 A/ μs slope compensation value is applied inside the IC at 2 MHz switching frequency. The slope compensation at any switching frequency can be determined by the following formula:

$$Slope\ Comp = \frac{6 A/\mu s \cdot f_{SW}}{2 \cdot 10^6}$$

Next insert the inductor value used in the design:

$$\Delta I_{L(used)} = \frac{V_{IN(min)} \cdot D_{MAX}}{L(used) \cdot f_{SW}}$$

$$\Delta I_{L(used)} = \frac{10 V \cdot 0.75}{10 \mu H \cdot 2.0 MHz} = 0.375 A$$

$$Required\ Min\ Slope = \frac{\Delta I_{L(used)} \cdot \Delta S \cdot 10^{-6}}{\frac{1}{f_{SW}} \cdot (1 - D_{MAX})}$$

where ΔS is taken from the following formula:

$$\Delta S = 1 - \frac{0.18}{D_{MAX}}$$

$$\Delta S = 0.76$$

$$Required\ Min\ Slope = \frac{0.375 \cdot 0.76 \cdot 10^{-6}}{\frac{1}{2.0 MHz} \cdot (1 - 0.75)} = 2.28 A/\mu s$$

If the required minimum slope is larger than the calculated slope compensation, the inductor value needs to be increased. Note that the slope compensation value is in A/μs the 1 x 10⁻⁶ is constant multiplier.

STEP 4e: Determining the inductor current rating.

$$I_{L(min)} = I_{IN(max)} + (1/2) \cdot \Delta I_L$$

$$I_{L(min)} = 1.06 A + \frac{0.375 A}{2} = 1.25 A$$

Step 5: To determine the resistor value for a switching frequency refer to the graph in Figure 8. 10 KΩ resistor will result in a 2 MHz switching frequency.

Step 6: Choosing the proper output schottky diode. The diode needs to be chosen for three characteristics when it is used in LED lighting circuitry. The most obvious two are the current rating of the diode and the reverse voltage rating. The reverse voltage rating should be larger than the maximum output V_{OVP}. The peak current through the diode is:

$$I_{D(pk)} = I_{IN(max)} + \frac{\Delta I_{L(used)}}{2}$$

$$I_{D(pk)} = 1.06 + \frac{0.375 A}{2} = 1.25 A$$

The other major factor in deciding the switching diode is the reverse current characteristic of the diode. This characteristic is especially important when PWM dimming is implemented. During PWM off time the boost converter is not switching. This results in a slow bleeding off of the output voltage due to leakage currents. I_R or reverse current can be a large contributor especially at high temperatures. The reverse current of the selected diode varies between 1 μA and 100 μA. For higher efficiency, use a small forward voltage drop diode. For lower high-frequency noise, choose a small junction capacitor diode.

STEP 7: Choosing the output capacitors. The output capacitors need to be chosen such that they can provide filtering for both the boost converter and for the PWM dimming function. The biggest factor that contributes to the size of the output capacitor is PWM dimming frequency and the PWM Duty Cycle. Another major contributor is leakage current (I_{LK}). This current is the combination of the OVP current sense as well as the reverse current of the boost diode. In this design the PWM dimming frequency is 200

Hz the minimum duty cycle is 0.02%. Typically the voltage variation on the output during PWM dimming needs to be less than 250 mV (V_{COUT}) so that no audible hum can be heard.

$$C_{OUT} = I_{LK} \cdot \frac{(1 - \text{minimum dimming duty cycles})}{\text{PWM dimming frequency} \cdot V_{COUT}}$$

The selected diode leakage current at a 150°C junction temperature and 30 V output is 100 μA, and the maximum leakage current through OVP pin is 1 μA. The total leakage current can be calculated as follows:

$$I_{LK} = I_{LKG(diode)} + I_{LKG(ovp)}$$

$$= 100 \mu A + 1 \mu A$$

$$= 101 \mu A$$

$$C_{OUT} = 101 \mu A \cdot \frac{(1 - 0.02)}{200 \text{ Hz} \cdot 0.250 \text{ V}} = 2 \mu F$$

A capacitor larger than 2 μF should be selected. Due to degradation of capacitance at dc voltages, a 4.7 μF 50 V capacitor is a good choice.

Vendor	Value	Part Number
Murata	4.7 μF 50 V	GRM21BC18H475KE11K

It is also necessary to note that, if a high dimming ratio of 5000:1 must be maintained at lower input voltages, then larger output capacitors will be needed. 4 X 4.7 μF 50 V X6S 0805 capacitors are chosen. 0805 size is selected to minimize possible audible noise.

The RMS current through the capacitor is given by:

$$C_{OUT(rms)} = I_{OUT} \cdot \sqrt{\frac{D_{MAX} + \frac{\Delta I_{L(used)}}{I_{IN(max)} \cdot 12}}{1 - D_{MAX}}}$$

$$C_{OUT(rms)} = 0.240 \cdot \sqrt{\frac{0.75 + \frac{0.375}{1.06 \cdot 12}}{1 - 0.75}} = 0.424 A$$

The output capacitor needs to have a current rating of at least 0.424 A. The capacitors selected in this design 4 × 4.7 μF 50 V X6S 0805, have a combined current rating of more than 3 A current rating.

STEP 8: Selection of input capacitor. The input capacitor needs to be selected such that it provides good filtering of the input voltage waveform. A good rule of thumb is to set the input voltage ripple ΔV_{IN} to be 1% of the minimum input voltage. The minimum input capacitor requirements are as follows:

$$C_{IN} = \frac{\Delta I_{L(used)}}{8 \cdot f_{SW} \cdot \Delta V_{IN}}$$

$$C_{IN} = \frac{0.375 A}{8 \cdot 2 MHz \cdot 0.1 V} = 0.234 \mu F$$

$$C_{IN(rms)} = \frac{I_{OUT} \cdot \frac{\Delta I_{L(used)}}{I_{IN(max)}}}{(1 - D_{MAX}) \cdot \sqrt{12}} = 0.1 A$$

$$C_{IN(rms)} = \frac{0.240 A \cdot \frac{0.375 A}{1.06 A}}{(1 - 0.75) \cdot \sqrt{12}} = 0.1 A$$

A good ceramic input capacitor with ratings of 50 V 2.2 μ F or 50 V 4.7 μ F will suffice for this application.

Vendor	Value	Part Number
Murata	4.7 μ F 50 V	GRM32ER71H475KA88L
Murata	2.2 μ F 50 V	GRM31CR71H225KA88L

If long wires are used for the input, it is necessary to use a much

larger input capacitor. A larger input capacitor is also required to have stable input voltage during line transients. Combinations of aluminum electrolytic and ceramic capacitors can be used.

STEP 9: Choosing the input disconnect switch components.

Set the input disconnect current limit to 4.25 A.

$$R_{SC} = \frac{0.11 V}{4.25 A} = 0.0259 \Omega$$

The R_{SC} chosen is .024 ohms. Therefore, the voltage drop across R_{SC} is:

$$V_{SC} = 4.25 A \cdot 0.024 \Omega = 0.102 V$$

$$R_{adj} = \frac{V_{VSENSE(trip)} - V_{SC}}{I_{adj}}$$

$$R_{adj} = \frac{0.11 V - 0.102 V}{21.5 \mu A} = 372 \Omega$$

A value of 383 Ω was chosen for this design. The disconnect switch Q1 works as on or off. Therefore the R_{adj} value is not really critical.

For the input disconnect switch, AO4421 6.2 A / 60 V P-Channel MOSFET is selected.

To achieve proper operation at low dimming ratios, connect an RC filter to the VOUT pin. Use $R = 10 k\Omega$ and $C = 47 pF$.

A8519

Wide Input Voltage Range High Efficiency Fault Tolerant LED Driver




Figure 38: Schematic Showing Calculated Values from the Design Example Above

Package Outline Drawings

For Reference Only – Not for Tooling Use

(Reference MO-153 ACT)

Dimensions in millimeters – NOT TO SCALE

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown




Figure 39: Package LP: 20-Pin, 0.65 mm Pin Pitch TSSOP with Exposed Thermal Pad

For Reference Only – Not for Tooling Use

(Reference JEDEC MO-220VHHD-1)
 Dimensions in millimeters – NOT TO SCALE
 Exact case and lead configuration at supplier discretion within limits shown




Figure 40: Package ET: 28-Pin QFN with Exposed Thermal Pad

Revision History

Rev. No.	Rev. Date	Description
–	September 10, 2014	Initial Release
1	October 24, 2014	Lowered minium f_{SW} (when using R_{FSET}) to 200 kHz and SYNC down to 260 kHz.

Copyright ©2014, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

