#### INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# 74HC/HCT7046A Phase-locked-loop with lock detector

Product specification
File under Integrated Circuits, IC06

December 1990





#### **74HC/HCT7046A**

#### **FEATURES**

- Low power consumption
- Centre frequency up to 17 MHz (typ.) at V<sub>CC</sub> = 4.5 V
- Choice of two phase comparators: EXCLUSIVE-OR; edge-triggered JK flip-flop;
- Excellent VCO frequency linearity
- VCO-inhibit control for ON/OFF keying and for low standby power consumption
- · Minimal frequency drift
- Operation power supply voltage range:
   VCO section 3.0 to 6.0 V digital section 2.0 to 6.0 V
- Zero voltage offset due to op-amp buffering
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT7046 are high-speed Si-gate CMOS devices and are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT7046 are phase-locked-loop circuits that comprise a linear voltage-controlled oscillator (VCO) and two different phase comparators (PC1 and PC2) with a common signal input amplifier and a common comparator input.

A lock detector is provided and this gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 ( $C_{LD}$ ) and pin 8 (GND). The value of the  $C_{LD}$  capacitor can be determined, using information supplied in Fig.32. The input signal can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input

amplifiers. With a passive low-pass filter, the "7046" forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

#### **VCO**

The VCO requires one external capacitor C1 (between  $C1_A$  and  $C1_B$ ) and one external resistor R1 (between  $R_1$  and GND) or two external resistors R1 and R2 (between  $R_1$  and GND, and  $R_2$  and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEM<sub>OUT</sub> is used, a load resistor (R<sub>S</sub>) should be connected from DEM<sub>OUT</sub> to GND; if unused, DEMOUT should be left open. The VCO output (VCO<sub>OUT</sub>) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a duty factor of 50% (maximum expected deviation 1%), if the VCO input is held at a constant DC level. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparators' sections are identical, so that there is no difference in the

SIG<sub>IN</sub> (pin 14) or COMP<sub>IN</sub> (pin 3) inputs between the HC and HCT versions.

#### Phase comparators

The signal input (SIG<sub>IN</sub>) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

Phase comparator 1 (PC1)

This is an EXCLUSIVE-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed,

is:

$$V_{DEMOUT} = \frac{V_{CC}}{\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$

where  $V_{DEMOUT}$  is the demodulator output at pin 10;

 $V_{DEMOUT} = V_{PC1OUT}$  (via low-pass filter).

The phase comparator gain is:

$$K_p = \frac{V_{CC}}{\pi} (V/r).$$

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (V<sub>DEMOUT</sub>), is the resultant of the phase differences of signals (SIG<sub>IN</sub>) and the comparator input (COMP<sub>IN</sub>) as shown in Fig.6. The average of V<sub>DEMOUT</sub> is equal to 1/2 V<sub>CC</sub> when there is no signal or noise at SIG<sub>IN</sub> and with this input the VCO oscillates at the centre frequency (f<sub>0</sub>). Typical

#### 74HC/HCT7046A

waveforms for the PC1 loop locked at  $f_{\text{o}}$  are shown in Fig.7.

The frequency capture range  $(2f_c)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock even with very noisy input signals. Typical behaviour of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO centre frequency.

#### Phase comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{IN}$  and  $COMP_{IN}$  are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig.5) where  $SIG_{IN}$  causes an up-count and  $COMP_{IN}$  a down-count. The transfer function of PC2, assuming ripple ( $f_r = f_i$ ) is suppressed,

is:

$$V_{DEMOUT} = \frac{V_{CC}}{4\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$

where  $V_{\text{DEMOUT}}$  is the demodulator output at pin 10;

 $V_{DEMOUT} = V_{PC2OUT}$  (via low-pass filter).

The phase comparator gain is:

$$K_{p} = \frac{V_{CC}}{4\pi} (V/r).$$

 $V_{DEMOUT}$  is the resultant of the initial phase differences of  $SIG_{IN}$  and  $COMP_{IN}$  as shown in Fig.8. Typical waveforms for the PC2 loop locked at  $f_0$  are shown in Fig.9.

When the frequencies of  $SIG_{IN}$  and  $COMP_{IN}$  are equal but the phase of  $SIG_{IN}$  leads that of  $COMP_{IN}$ , the p-type output driver at  $PC2_{OUT}$  is held "ON" for a time corresponding to the phase difference ( $\phi_{DEMOUT}$ ). When the phase of  $SIG_{IN}$  lags that of  $COMP_{IN}$ , the n-type driver is held "ON".

When the frequency of SIG<sub>IN</sub> is higher than that of COMP<sub>IN</sub>, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n and p- type drivers are "OFF" (3-state). If the SIG<sub>IN</sub> frequency is lower than the COMPIN frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2<sub>OUT</sub> varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance.

Thus, for PC2, no phase difference exists between SIG<sub>IN</sub> and COMP<sub>IN</sub> over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of

the low-pass filter. With no signal present at SIG<sub>IN</sub> the VCO adjusts, via PC2, to its lowest frequency.

#### **APPLICATIONS**

- FM modulation and demodulation
- Frequency synthesis and multiplication
- · Frequency discrimination
- · Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control

# Phase-locked-loop with lock detector

#### 74HC/HCT7046A

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STIMBOL	PARAIVIETER	CONDITIONS	нс	нст	CIVIT
fo	VCO centre frequency	C1 = 40 pF; R1 = 3 k $\Omega$ ; V <sub>CC</sub> = 5 V	19	19	MHz
Cı	input capacitance (pin 5)		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	24	24	pF

#### **Notes**

Applies to the phase comparator section only (VCO disabled).
 For power dissipation of VCO and demodulator sections see Figs 20, 21 and 22.

2.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

 $f_o$  = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V


#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# 74HC/HCT7046A


#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LD	lock detector output (active HIGH)
2	PC1 <sub>OUT</sub>	phase comparator 1 output
3	COMPIN	comparator input
4	VCO <sub>OUT</sub>	VCO output
5	INH	inhibit input
6	C1 <sub>A</sub>	capacitor C1 connection A
7	C1 <sub>B</sub>	capacitor C1 connection B
8	GND	ground (0 V)
9	VCO <sub>IN</sub>	VCO input
10	DEM <sub>OUT</sub>	demodulator output
11	R <sub>1</sub>	resistor R1 connection
12	R <sub>2</sub>	resistor R2 connection
13	PC2 <sub>OUT</sub>	phase comparator 2 output
14	SIG <sub>IN</sub>	signal input
15	C <sub>LD</sub>	lock detector capacitor input
16	V <sub>CC</sub>	positive supply voltage










#### 74HC/HCT7046A






Fig.6 Phase comparator 1: average output voltage versus input phase difference:

$$V_{DEMOUT} \, = \, V_{PC1OUT} \, = \, \frac{V_{CC}}{\pi} \, (\varphi_{SIGIN} - \varphi_{COMPIN})$$

 $\phi_{DEMOUT} = \phi_{SIGIN} - \phi_{COMPIN}$ 




Fig.7 Typical waveforms for PLL using phase comparator 1, loop locked at f<sub>o</sub>.




Fig.8 Phase comparator 2: average output voltage versus input phase difference:

$$V_{\text{DEMOUT}} = V_{\text{PC2OUT}} = \frac{V_{\text{CC}}}{4\pi} \left( \phi_{\text{SIGIN}} - \phi_{\text{COMPIN}} \right)$$

$$\phi_{\text{DEMOUT}} = (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}})$$
.




Fig.9 Typical waveforms for PLL using phase comparator 2, loop locked at  $f_{\text{o.}}$ 

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### **RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT**

SYMBOL	PARAMETER		74HC	;		74HC	Γ	UNIT	CONDITIONS
STIVIBUL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNII	CONDITIONS
V <sub>CC</sub>	DC supply voltage	3.0	5.0	6.0	4.5	5.0	5.5	V	
V <sub>CC</sub>	DC supply voltage if VCO section is not used	2.0	5.0	6.0	4.5	5.0	5.5	V	
VI	DC input voltage range	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V	
Vo	DC output voltage range	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTER- ISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times (pin 5)		6.0	1000 500 400		6.0	500	ns	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage	-0.5	+7	٧	
±I <sub>IK</sub>	DC input diode current		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
±I <sub>OK</sub>	DC output diode current		20	mA	for $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$
±Ι <sub>Ο</sub>	DC output source or sink current		25	mA	for $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
±I <sub>CC</sub> ; ±I <sub>GND</sub>	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		750	mW	above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)		500	mW	above +70 °C: derate linearly with 8 mW/K

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### DC CHARACTERISTICS FOR 74HC

#### **Quiescent supply current**

Voltages are referenced to GND (ground = 0 V)

				-	Γ <sub>amb</sub> (°	C)				TEST CONDITIONS		
CVMDOL	DADAMETED				74HC	;			LINUT			
SYMBOL	PARAMETER		+25		<b>-40</b> f	to +85	−40 t	o +125	UNIT	V <sub>CC</sub> (V)	OTHER	
		min.	typ.	max.	min.	max.	min.	max.		(-,		
I <sub>CC</sub>	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μА	6.0	pins 3, 5, and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>I</sub> at pins 3 and 14 to be excluded	

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### Phase comparator section

Voltages are referenced to GND (ground = 0 V)

				٦	Γ <sub>amb</sub> (°			TE	ST CO	NDITIONS		
SYMBOL	PARAMETER				74HC	;			UNIT			
STWBOL	PARAMETER		+25		−40 t	o +85	−40 t	o +125	UNIT	V <sub>CC</sub>	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(		
V <sub>IH</sub>	DC coupled HIGH level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>	1.5 3.15 4.2	1.2 2.4 3.2		1.5 3.15 4.2		1.5 3.15 4.2		V	2.0 4.5 6.0		
V <sub>IL</sub>	DC coupled LOW level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>		0.8 2.1 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	V	2.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$
V <sub>OH</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_{O} = 4.0 \text{ mA}$ $-I_{O} = 5.2 \text{ mA}$
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$I_O = 20 \mu A$ $I_O = 20 \mu A$ $I_O = 20 \mu A$
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
±I <sub>I</sub>	input leakage current SIG <sub>IN</sub> , COMP <sub>IN</sub>			3.0 7.0 18.0 30.0		4.0 9.0 23.0 38.0		5.0 11.0 27.0 45.0	μА	2.0 3.0 4.5 6.0	V <sub>CC</sub> or GND	
±l <sub>OZ</sub>	3-state OFF-state current PC2 <sub>OUT</sub>			0.5		5.0		10.0	μΑ	6.0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND
R <sub>I</sub>	input resistance SIG <sub>IN</sub> , COMP <sub>IN</sub>		800 250 150						kΩ	3.0 4.5 6.0	opera ΔV <sub>I</sub> =	self-bias ting point; 0.5 V; see 0, 11 and 12

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

**VCO** section

Voltages are referenced to GND (ground = 0 V)

		T <sub>amb</sub> (°C)								Т	EST C	CONDITIONS
SYM-	PARAMETER				74HC	;						
BOL	PARAMETER		+25		-40 t	to +85	−40 t	o +125	UNIT	V <sub>CC</sub>	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(-,		
V <sub>IH</sub>	HIGH level input voltage INH	2.1 3.15 4.2	1.7 2.4 3.2		2.1 3.15 4.2		2.1 3.15 4.2		V	3.0 4.5 6.0		
V <sub>IL</sub>	LOW level input voltage INH		1.3 2.1 2.8	0.9 1.35 1.8		0.9 1.35 1.8		0.9 1.35 1.8	V	3.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	2.9 4.4 5.9	3.0 4.5 6.0		2.9 4.4 5.9		2.9 4.4 5.9		V	3.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_{O} = 4.0 \text{ mA}$ $-I_{O} = 5.2 \text{ mA}$
V <sub>OL</sub>	LOW level output voltage VCO <sub>OUT</sub>		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	3.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$I_O = 20 \mu A$ $I_O = 20 \mu A$ $I_O = 20 \mu A$
V <sub>OL</sub>	LOW level output voltage VCO <sub>OUT</sub>		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage C1 <sub>A</sub> , C1 <sub>B</sub> (test purposes only)			0.40 0.40		0.47 0.47		0.54 0.54	V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
±l <sub>1</sub>	input leakage current INH, VCO <sub>IN</sub>			0.1		1.0		1.0	μА	6.0	V <sub>CC</sub> or GND	
R1	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1
R2	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1
C1	capacitor range	40 40 40		no limit					pF	3.0 4.5 6.0		
V <sub>VCOIN</sub>	operating voltage range at VCO <sub>IN</sub>	1.1 1.1 1.1		1.9 3.4 4.9					V	3.0 4.5 6.0		over the range specified for R1; for linearity see Figs 18 and 19.

#### Note

1. The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . Optimum performance is achieved when R1 and/or R2 are/is > 10 k $\Omega$ .

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### **Demodulator section**

Voltages are referenced to GND (ground = 0 V)

				T,	<sub>amb</sub> (°C	<b>C)</b>				TES	T CONDITIONS
SYMBOL	PARAMETER			74HC				UNIT			
STMBOL	PARAMETER		+25		−40 t	o +85	-40 to +125		ONT	V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(-,	
R <sub>S</sub>	resistor range	50 50 50		300 300 300					kΩ	3.0 4.5 6.0	at $R_S > 300 \text{ k}\Omega$ the leakage current can influence $V_{DEMOUT}$
V <sub>OFF</sub>	offset voltage VCO <sub>IN</sub> to V <sub>DEMOUT</sub>		±30 ±20 ±10						mV	3.0 4.5 6.0	$V_I = V_{VCOIN} =$ $1/2 V_{CC};$ values taken over R <sub>S</sub> range; see Fig.13
R <sub>D</sub>	dynamic output resistance at DEM <sub>OUT</sub>		25 25 25						Ω	3.0 4.5 6.0	V <sub>DEMOUT</sub> = 1/2 V <sub>CC</sub>

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### **AC CHARACTERISTICS FOR 74HC**

#### Phase comparator section

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST (	CONDITIONS
SYMBOL	PARAMETER				74HC				UNIT		
STWIBOL	PARAMETER		+25		−40 t	-40 to +85   -40 to			UNIT	V <sub>CC</sub> (V)	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC1 <sub>OUT</sub>		58 21 17	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig.14
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		74 27 22	280 56 48		350 70 60		420 84 71	ns	2.0 4.5 6.0	Fig.15
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		96 35 28	325 65 55		405 81 69		490 98 83	ns	2.0 4.5 6.0	Fig.15
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.14
V <sub>I(p-p)</sub>	AC coupled input sensitivity (peak-to-peak value) at SIG <sub>IN</sub> or COMP <sub>IN</sub>		9 11 15 33						mV	2.0 3.0 4.5 6.0	f <sub>i</sub> = 1 MHz

#### **VCO** section

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				Т	amb (°C	<b>C)</b>				TEST CONDITIONS																																			
SYM-					74HC																																								
BOL	PARAMETER		+25		−40 t	o +85		−40 to +125		_		-		-		_		_		_		_		-40		-40		_		-40		_		-		_		_		_		_		V <sub>CC</sub> (V)	OTHER
		min.	typ.	max.	typ.	max.	min.	max.																																					
Δf/T	frequency stability with temperature change				0.20 0.15 0.14				%/K	3.0 4.5 6.0	$V_{I} = V_{VCOIN} = 1/2 V_{CC}$ ; R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Fig.16																																		
f <sub>o</sub>	VCO centre frequency (duty factor = 50%)	7.0 11.0 13.0	10.0 17.0 21.0						MHz	3.0 4.5 6.0	$V_{VCOIN} = 1/2 V_{CC};$ R1 = 3 k $\Omega$ ; R2 = $\infty$ ; C1 = 40 pF; see Fig.17																																		
$\Delta f_{VCO}$	VCO frequency linearity		1.0 0.4 0.3						%	3.0 4.5 6.0	R1 = 100 kΩ; R2 = $\infty$ ; C1 = 100 pF; see Figs 18 and 19																																		
δνςο	duty factor at VCO <sub>OUT</sub>		50 50 50						%	3.0 4.5 6.0																																			

# Phase-locked-loop with lock detector

74HC/HCT7046A

#### **DC CHARACTERISTICS FOR 74HCT**

#### **Quiescent supply current**

Voltages are referenced to GND (ground = 0 V)

				7	「amb(°	C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	Γ			UNIT			
STWIBOL	PARAWIETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.		(-,		
Icc	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μА	6.0	pins 3, 5 and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>I</sub> at pins 3 and 14 to be excluded	
ΔΙ <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1) $V_I = V_{CC} - 2.1 \text{ V}$		100	360		450		490	μА	4.5 to 5.5	pins 3 and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>I</sub> at pins 3 and 14 to be excluded	

#### Note

1. The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given above. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
INH	1.00

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### Phase comparator section

Voltages are referenced to GND (ground = 0 V)

		T <sub>amb</sub> (°C)								TEST CONDITIONS			
SYM	PARAMETER				74HC	т			UNIT				
BOL	PARAMETER		+25		−40 t	o +85	−40 t	o +125		V <sub>CC</sub>	VI	OTHER	
		min.	typ.	max	min.	max.	min.	max.		(1)			
V <sub>IH</sub>	DC coupled HIGH level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>	3.15	2.4						V	4.5			
V <sub>IL</sub>	DC coupled LOW level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>		2.1	1.35					V	4.5			
V <sub>OH</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	4.4	4.5		4.4		4.4		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$-I_{O} = 20 \mu\text{A}$	
V <sub>OH</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	3.98	4.32		3.84		3.7		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$-I_O = 4.0 \text{ mA}$	
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0	0.1		0.1		0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	Ι <sub>Ο</sub> = 20 μΑ	
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0.15	0.26		0.33		0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA	
±lı	input leakage current SIG <sub>IN</sub> , COMP <sub>IN</sub>			30		38		45	μА	5.5	V <sub>CC</sub> or GND		
±l <sub>OZ</sub>	3-state OFF-state current PC2 <sub>OUT</sub>			0.5		5.0		10.0	μА	5.5	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	
R <sub>I</sub>	input resistance SIG <sub>IN</sub> , COMP <sub>IN</sub>		250						kΩ	4.5	opera ΔV <sub>I</sub> =	self-bias ting point; 0.5 V; see Figs and 12	

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### **DC CHARACTERISTICS FOR 74HCT**

#### **VCO** section

Voltages are referenced to GND (ground = 0 V)

		T <sub>amb</sub> (°C)							TEST CONDITIONS			
0)/115-01					74HC	Т						
SYMBOL	PARAMETER	+25			-40 t	to +85	-40 to +125		UNIT	V <sub>CC</sub>	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(*)		
V <sub>IH</sub>	HIGH level input voltage INH	2.0	1.6		2.0		2.0		V	4.5 to 5.5		
V <sub>IL</sub>	LOW level input voltage INH		1.2	0.8		0.8		0.8	V	4.5 to 5.5		
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	4.4	4.5		4.4		4.4		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 20 μA
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	3.98	4.32		3.84		3.7		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 4.0 mA
V <sub>OL</sub>	LOW level output voltage VCO <sub>OUT</sub>		0	0.1		0.1		0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	Ι <sub>Ο</sub> = 20 μΑ
V <sub>OL</sub>	LOW level output voltage VCO <sub>OUT</sub>		0.15	0.26		0.33		0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
V <sub>OL</sub>	LOW level output voltage C1 <sub>A</sub> , C1 <sub>B</sub> (test purposes only)			0.40		0.47		0.54	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
±I <sub>I</sub>	input leakage current INH, VCO <sub>IN</sub>			0.1		1.0		1.0	μΑ	5.5	V <sub>CC</sub> or GND	
R1	resistor range	3.0		300					kΩ	4.5		note 1
R2	resistor range	3.0		300					kΩ	4.5		note 1
C1	capacitor range	40		no limit					pF	4.5		
Vvcoin	operating voltage range at VCO <sub>IN</sub>	1.1		3.4					V	4.5		over the range specified for R1; for linearity see Figs 18 and 19.

#### Note

1. The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . Optimum performance is achieved when R1 and/or R2 are/is > 10 k $\Omega$ .

# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### **Demodulator section**

Voltages are referenced to GND (ground = 0 V)

			T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER	74HCT							UNIT	V <sub>cc</sub>			
STWIBOL	PARAMETER		+25		−40 t	o +85	-40 to +125		-40 to +125				OTHER
		min.	typ.	max.	min.	max.	min.	max.		(V)			
R <sub>S</sub>	resistor range	50		300					kΩ	4.5	at $R_S > 300 \text{ k}\Omega$ the leakage current can influence $V_{DEMOUT}$		
V <sub>OFF</sub>	offset voltage VCO <sub>IN</sub> to V <sub>DEMOUT</sub>		±20						mV	4.5	$V_I = V_{VCOIN} = 1/2$ $V_{CC}$ ; values taken over R <sub>S</sub> range; see Fig.13		
$R_D$	dynamic output resistance at DEM <sub>OUT</sub>		25						Ω	4.5	$V_{DEMOUT} = 1/2 V_{CC}$		

#### **AC CHARACTERISTICS FOR 74HCT**

#### Phase comparator section

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER				74HC	т			UNIT		
			+25		<b>-40</b>	to +85	−40 t	o +125		V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(',	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC1 <sub>OUT</sub>		21	40		50		60	ns	4.5	Fig.14
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		27	56		70		84	ns	4.5	Fig.15
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		35	65		81		98	ns	4.5	Fig.15
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.14
V <sub>I(p-p)</sub>	AC coupled input sensitivity (peak-to-peak value) at SIG <sub>IN</sub> or COMP <sub>IN</sub>		15						mV	4.5	f <sub>i</sub> = 1 MHz

# Phase-locked-loop with lock detector

# 74HC/HCT7046A


#### **VCO** section

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS		
CVMDOL	DADAMETED	74HCT							<u>.</u>				
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	OTHER		
		min.	typ.	max.	typ.	max.	min.	max.		(,,			
Δf/T	frequency stability with temperature change				0.15				%/K	4.5	$V_{I} = V_{COIN}$ within recommended range; R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pf; see Fig.16b		
f <sub>o</sub>	VCO centre frequency (duty factor = 50%)	11.0	17.0						MHz	4.5	$\begin{aligned} &V_{VCOIN} = 1/2 \ V_{CC}; \\ &R1 = 3 \ k\Omega; \ R2 = \infty; \\ &C1 = 40 \ pF; \\ &see \ Fig.17 \end{aligned}$		
Δf <sub>VCO</sub>	VCO frequency linearity		0.4						%	4.5	R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Figs 18 and 19		
$\delta_{VCO}$	duty factor at VCO <sub>OUT</sub>		50						%	4.5			

#### 74HC/HCT7046A

#### FIGURE REFERENCES FOR DC CHARACTERISTICS








Fig.11 Input resistance at  $SIG_{IN}$ ,  $COMP_{IN}$  with  $\Delta V_I = 0.5 \text{ V}$  at self-bias point.





# Phase-locked-loop with lock detector

# 74HC/HCT7046A

#### **AC WAVEFORMS**






Fig.14 Waveforms showing input (SIG<sub>IN</sub>, COMP<sub>IN</sub>) to output (PC1<sub>OUT</sub>) propagation delays and the output transition times.




Philips Semiconductors

# Phase-locked-loop with lock detector











Fig.16 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter.

- without offset (R2 =  $\infty$ ): (a) R1 = 3 kΩ; (b) R1 = 10 kΩ; (c) R1 = 300 kΩ.
- ---- with offset (R1 = ∞): (a) R2 = 3 kΩ; (b) R2 = 10 kΩ; (c) R2 = 300 kΩ.

In (b), the frequency stability for R1 = R2 = 10 k $\Omega$  at 5 V is also given (curve A). This curve is set by the total VCO bias current, and is not simply the addition of the two 10 k $\Omega$  stability curves. C1 = 100 pF;  $V_{VCO\ IN}$  = 0.5  $V_{CC}$ .


# 74HC/HCT7046A

#### **AC WAVEFORMS**



To obtain optimum temperature stability, C<sub>1</sub> must be a small as possible, but larger than 100 pF.

Fig.16 Continued.






Fig.18 Definition of VCO frequency linearity:  $\Delta V = 0.5 \text{ V}$  over the  $V_{CC}$  range: for VCO linearity

$$f'_0 = \frac{f_1 + f_2}{2}$$

linearity = 
$$\frac{f'_0 - f_0}{f'_0} \times 100\%$$




Fig.19 Frequency linearity as a function of R1, C1 and  $V_{CC}$ : R2 =  $\infty$  and  $\Delta V$  = 0.5 V.

# Phase-locked-loop with lock detector

#### 74HC/HCT7046A




Fig.20 Power dissipation versus the value of R1:  $C_L = 50 \text{ pF}$ ;  $R2 = \infty$ ;  $V_{VCOIN} = 1/2 V_{CC}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ .





Fig.21 Power dissipation versus the value of R2:  $C_L = 50 \, pF$ ; R1 =  $\infty$ ;  $V_{VCOIN} = GND = 0 \, V$ ;  $T_{amb} = 25 \, ^{\circ}C$ .



 $T_{amb} = 25 \,^{\circ}C; \, V_{VCOIN} = 1/2 \, V_{CC}.$ 

# Phase-locked-loop with lock detector

#### 74HC/HCT7046A

#### **APPLICATION INFORMATION**

This information is a guide for the approximation of values of external components to be used with the 74HC/HCT7046 in a phase-lock-loop system.

References should be made to Figs 27, 28 and 29 as indicated in the table.

Values of the selected components should be within the following ranges:

R1 between 3 k $\Omega$  and 300 k $\Omega$ ; R2 between 3 k $\Omega$  and 300 k $\Omega$ ; R1 + R2 parallel value > 2.7 k $\Omega$ ; C1 greater than 40 pF.


SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS					
		VCO frequency characteristic					
VCO frequency without extra offset	PC1, PC2	With R2 = $\infty$ and R1 within the range 3 k $\Omega$ < R1 < 300 k $\Omega$ , the characteristics of the VCO operation will be as shown in Fig. 23. (Due to R1, C1 time constant a small offset remains when R2 = $\infty$ .)					
		fvco					
		f <sub>o</sub> 2f <sub>L</sub> due to R <sub>1</sub> , C <sub>1</sub> R <sub>1</sub> , C <sub>1</sub> 0.9 V 1/2 V <sub>CC</sub> V <sub>CC</sub> -0.9 V V <sub>CC</sub> VCO IN					
		Fig. 23 Frequency characteristic of VCO operating without offset: $f_0$ = centre frequency; $2f_L$ = frequency lock range.					
		Selection of R1 and C1					
	PC1	Given f <sub>o</sub> , determine the values of R1 and C1 using Fig.27.					
	PC2	Given f <sub>max</sub> and f <sub>o</sub> , determine the values of R1 and C1 using Fig.27, use Fig.29 to obtain 2f <sub>L</sub> and then use this to calculate f <sub>min.</sub>					

# Phase-locked-loop with lock detector

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS						
		VCO frequency characteristic						
VCO frequency with extra offset	PC1, PC2	With R1 and R2 within the ranges 3 k $\Omega$ < R1 < 300 k $\Omega$ , 3 k $\Omega$ < R2 < 300 k $\Omega$ , the characteristics of the VCO operation will be as shown in Fig. 24.						
		fvco   7296052.1						
		¹mex						
		f <sub>0</sub> 2f <sub>L</sub> due to						
		†min †off						
		0.9V 1/2V <sub>CC</sub> V <sub>CC</sub> -0.9V V <sub>CC</sub>						
		vco <sub>IN</sub>						
		Fig. 24 Frequency characteristic of VCO operating with offset: $f_0$ = centre frequency; $2f_L$ = frequency lock range.						
		Selection of R1, R2 and C1						
	PC1, PC2	Given $f_0$ and $f_L$ , determine the value of product R1C1 by using Fig.29. Calculate $f_{\text{off}}$ from the equation $f_{\text{off}} = f_0 - 1.6f_L$ . Obtain the values of C1 and R2 by using Fig.28.						
		Calculate the value of R1 from the value of C1 and the product R1C1.						

# Phase-locked-loop with lock detector

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS						
PLL conditions	PC1	VCO adjusts to $f_o$ with $\phi_{DEMOUT} = 90^{\circ}$ and $V_{VCOIN} = 1/2$ $V_{CC}$ (see Fig.6).						
with no signal at the SIG <sub>IN</sub> input	PC2	VCO adjusts to $f_o$ with $\phi_{DEMOUT} = -360^\circ$ and $V_{VCOIN} = min.$ (see Fig.8).						
PLL frequency capture range	PC1, PC2	Loop filter component selection						
		R3   F(jω)   -1/ <sub>τ</sub>   -1/ <sub>τ</sub>   7296063						
		(a) $\tau$ = R3 x C2 (b) amplitude characteristic (c) pole-zero diagram Fig. 25 Simple loop filter for PLL <b>without</b> offset; R3 $\geq$ 500 $\Omega$ .						
		INPUT C2 OUTPUT $m = \frac{R4}{R3 + R4}$ 7Z98064						
		(a) $\tau 1 = R3 \times C2$ ; (b) amplitude characteristic (c) pole-zero diagram $\tau 2 = R4 \times C2$ ; $\tau 3 = (R3 + R4) \times C2$ Fig. 26 Simple loop filter for PLL <b>with</b> offset; $R3 + R4 \ge 500 \Omega$ .						
PLL locks on	PC1	yes						
harmonics at centre frequency	PC2	no						
noise rejection at	PC1	high						
signal input	PC2	low						
AC ripple content	PC1	$f_r = 2f_i$ , large ripple content at $\phi_{DEMOUT} = 90^\circ$						
when PLL is locked	PC2	$f_r = f_i$ , small ripple content at $\phi_{DEMOUT} = 0^\circ$						




<sup>(1)</sup> To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.

Fig.27 Typical value of VCO centre frequency ( $f_o$ ) as a function of C1: R2 =  $\infty$ ;  $V_{VCOIN}$  = 1/2  $V_{CC}$ ; INH = GND;  $T_{amb}$  = 25  $^{\circ}$ C.

<sup>(2)</sup> Interpolation for various values of R1 can be easily calculated because a constant R1C1 product will produce almost the same VCO output frequency.

#### 74HC/HCT7046A

#### **APPLICATION INFORMATION**



<sup>(1)</sup> To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.

Fig.28 Typical value of frequency offset as a function of C1: R1 =  $\infty$ ;  $V_{VCOIN}$  = 1/2  $V_{CC}$ ; INH = GND;  $T_{amb}$  = 25  $^{\circ}$ C.

<sup>(2)</sup> Interpolation for various values of R2 can be easily calculated because a constant R2C2 product will produce almost the same VCO output frequency.




Fig.29 Typical frequency lock range (2f<sub>L</sub>) versus the product R1C1:  $V_{VCOIN}$  range = 0.9 to ( $V_{CC}$  – 0.9) V; R2 =  $\infty$ ; VCO gain:

$$K_V = \frac{2f_L}{V_{VCOIN} \text{ range}} 2\pi \text{ (r/s/V)}.$$

#### Phase-locked-loop with lock detector

#### 74HC/HCT7046A


#### **APPLICATION INFORMATION**


#### Lock-detection circuit

The built-in lock-detection circuit will only work when used in conjunction with the phase comparator PC2. The lock-indication is derived from the phase error between SIG<sub>IN</sub> and COMP<sub>IN</sub>. The PC2 has a typical phase error of zero degrees over the entire VCO operating range. However, to remain in-lock the circuit requires some small adjustments. The variation is dependent on the loop parameters and back-lash time (typically 5 ns). Depending


on the application, the phase error can be defined as the limit, a phase error of greater magnitude would be considered out-of-lock. An example of an in-lock detection circuit using the "7046A" is shown in Fig.30.

If the PLL is in-lock, only very small pulses will come from the "up" or "down" connections of PC2. These pulses are filtered out by a RC network. A Schmitt trigger produces a steady state level, a HIGH level indicates an in-lock condition and a pulsed output indicates an out-of-lock condition as shown in Fig.31.





# Phase-locked-loop with lock detector



# Phase-locked-loop with lock detector

#### 74HC/HCT7046A

The maximum permitted phase error must be defined, before t<sub>LD</sub> can be defined using the following formula:


$$t_{LD} = \frac{\phi_{max}}{360} \times \frac{1}{f_{IN}}.$$

Using this calculated value in Fig.32, it is possible to define the value of  $C_{LD}$ , e.g. assuming the phase error is  $36^{\circ}$  and  $f_{IN} = 2$  MHz:

$$t_{LD} = \frac{36^{\circ}}{360} \times \frac{1}{2 \text{ MHz}} = 50 \text{ ns,}$$

and using Fig.32, it can be seen that  $C_{LD}$  is 26 pF.

With the addition of one retriggerable monostable (e.g. "123", "423" or "4538") a steady state LOW and HIGH indication can be obtained, as shown in Fig.33.



#### 74HC/HCT7046A

#### PLL design example

The frequency synthesizer, used in the design example shown in Fig.34, has the following parameters:

Output frequency: 2 MHz to 3 MHz

 $\begin{array}{lll} \mbox{frequency steps} & : 100 \mbox{ kHz} \\ \mbox{settling time} & : 1 \mbox{ ms} \\ \mbox{overshoot} & : < 20\% \end{array}$ 

The open-loop gain is H (s) x G (s) =  $K_p \times K_f \times K_o \times K_n$ .

#### Where:

 $K_p$  = phase comparator gain

K<sub>f</sub> = low-pass filter transfer gain

 $K_0 = K_v/s \text{ VCO gain}$  $K_n = 1/n \text{ divider ratio}$ 

The programmable counter ratio  $K_n$  can be found as follows:

$$N_{min.} = \frac{f_{out}}{f_{step}} = \frac{2 \text{ MHz}}{100 \text{ kHz}} = 20$$

$$N_{max.} = \frac{f_{out}}{f_{step}} = \frac{3 \text{ MHz}}{100 \text{ kHz}} = 30$$

The VCO is set by the values of R1, R2 and C1, R2 = 10 k $\Omega$  (adjustable). The values can be determined using the information in the section "DESIGN CONSIDERATIONS".

With  $f_0 = 2.5$  MHz and  $f_L = 500$  kHz this gives the following values ( $V_{CC} = 5.0$  V):

 $R1 = 10 k\Omega$ 

 $R2 = 10 \text{ k}\Omega$ 

C1 = 500 pF

The VCO gain is:

$$K_V = \frac{2f_L \times 2 \times \pi}{0.9 - (V_{CC} - 0.9)} = \frac{1 \text{ MHz}}{3.2} \times 2\pi \approx 2 \times 10^6 \text{ r/s/v}$$

The gain of the phase comparator is:

$$K_p = \frac{V_{CC}}{4 \times \pi} = 0.4 \text{ V/r}.$$

The transfer gain of the filter is given by:

$$K_{f} = \frac{1 + \tau_{2}s}{1 + (\tau_{1} + \tau_{2})s}$$

#### Where:

$$\tau_1 = R3C2$$
 and  $\tau_2 = R4C2$ .

The characteristics equation is:

$$1 + H(s) \times G(s) = 0.$$

This results in:

$$s^2 + \frac{1 + K_p \times K_v \times K_n \times \tau_2}{(\tau_1 + \tau_2)} \ s \ + \frac{K_p \times K_v \times K_n}{(\tau_1 + \tau_2)} = \ 0.$$

The natural frequency  $\omega_n$  is defined as follows:

$$\omega_n \; = \; \sqrt{\frac{K_p \times K_v \times K_n}{(\tau_1 + \tau_2)}} \, . \label{eq:omega_n}$$

and the damping value  $\zeta$  is defined as follows:

$$\zeta \, = \, \frac{1}{2\omega_n} \times \frac{1 + K_p \times K_v \times K_n \times \tau_2}{\tau_1 + \tau_2}. \label{eq:zeta}$$

The overshoot and settling time percentages are now used to determine  $\omega_n$ . From Fig.35 it can be seen that the damping ratio  $\zeta=0.8$  will produce an overshoot of less than 20% and settle to within 5% at  $\omega_n t=4.5$ . The required settling time is 1 ms. This results in:

$$\omega_n = \frac{5}{t} = \frac{5}{0.001} = 5 \times 10^3 \text{ r/s}.$$

Rewriting the equation for natural frequency results in:

$$(\tau_1 + \tau_2) \ = \ \frac{K_p \times K_v \times K_n}{\omega_n^{\ 2}}. \label{eq:tau_n}$$

The maximum overshoot occurs at N<sub>max</sub>.:

$$(\tau_1 + \tau_2) = \frac{0.4 \times 2 \times 10^6}{5000^2 \times 30} = 0.0011 \text{ s.}$$

When C2 = 470 nF, then


$$R4 \,=\, \frac{(\tau_1 + \tau_2)\,\times 2 \times \omega_n \times \zeta - 1}{K_p \times K_v \times K_n} \,=\, 790~\Omega. \label{eq:R4}$$

R3 is calculated using the damping ratio equation:

$$R3 = \frac{\tau_1}{C2} - R4 = 2 k\Omega.$$

### Phase-locked-loop with lock detector


#### 74HC/HCT7046A



#### Note

For an extensive description and application example please refer to application note ordering number 9398 649 90011.


Also available a computer design program for PLL's ordering number 9398 961 10061.



Since the output frequency is proportional to the VCO control voltage, the PLL frequency response can be observed with an oscilloscope by monitoring pin 9 of the VCO. The average frequency response, as calculated by the Laplace method, is found experimentally by smoothing this voltage at pin 9 with a simple RC filter, whose time constant is long compared to the phase detector sampling rate but short compared to the PLL response time.

# Phase-locked-loop with lock detector

# 74HC/HCT7046A



#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

# **74HC/HCT7046A Packaging Information**





Type Number	Orderable Part Number	Package Name
74HC7046AD	74HC7046AD,118	SO16
74HC7046AD	74HC7046AD,112	SO16
74HC7046ADB	74HC7046ADB,118	SSOP16
74HC7046ADB	74HC7046ADB,112	SSOP16
74HC7046AN	74HC7046AN,112	DIP16
74HCT7046AD	74HCT7046AD,118	SO16
74HCT7046AD	74HCT7046AD,112	SO16
74HCT7046AN	74HCT7046AN,112	DIP16