STAP16DPS05



Low voltage 16-bit constant current LED sink driver with output error detection and auto power-saving for automotive applications

Datasheet - production data



Features

- Low voltage power supply down to 3 V
- 16 constant current output channels
- Adjustable output current through external resistor
- Short and open output error detection
- Serial data IN/parallel data OUT
- 3.3 V micro driver-able
- Output current: 5-100 mA
- Auto power-saving
- Max. clock frequency: 30 MHz
- 20 V current generator rated voltage
- Power supply voltage: from 3 V to 5.5 V
- Thermal shutdown for overtemperature protection
- ESD protection 2.0 kV HBM

Applications

- · Dashboard and infotainment backlighting
- · Exterior/interior lighting
- DTRLs

Description

The STAP16DPS05 is a monolithic, low voltage, low current power 16-bit shift register designed for LED panel displays. The device contains a 16-bit serial-in, parallel-out shift register that feeds a 16-bit D-type storage register. In the output stage, sixteen regulated current sources are designed to provide 5-100 mA constant current to drive the LEDs.

The STAP16DPS05 features the open and short LED detections on the outputs. The STAP16DPS05 ensures the backward compatibility with the STP16C/L596. The detection circuit checks 3 different conditions. which can occur on the output line: short to GND, short to V_O or open line. The data detection results are loaded in the shift register and shifted out via the serial line output. The detection functionality is implemented without increasing the pin number. Through a secondary function of the output enable and latch pin (DM1 and DM2 respectively), a dedicated logic sequence allows the device to enter or leave detection mode. Through an external resistor, users can adjust the output current of the STAP16DPS05, thus controlling the light intensity of the LEDs. In addition, the user can adjust the intensity of the brightness of the LEDs from 0% to 100% through the OE/DM2 pin.

The STAP16DPS05 guarantees a 20 V output driving capability, allowing users to connect more LEDs in series. The high clock frequency, 30 MHz, also satisfies the system requirement of high volume data transmission. The 3.3 V of voltage supply is very useful for applications that interface any microcontroller from 3.3 V micro. Compared with a standard TSSOP package, the TSSOP exposed pad increases the capability of heat dissipation by a factor of 2.5.

Table 1. Device summary

	·	T
Order code	Package	Packaging
STAP16DPS05XTTR	HTSSOP24 (exposed pad)	2500 parts per reel

June 2014 DocID024315 Rev 5 1/34

Contents STAP16DPS05

Contents

1	Sum	mary description
	1.1	Pin connections and description
2	Elec	trical ratings
	2.1	Absolute maximum ratings 6
	2.2	Thermal data 6
	2.3	Recommended operating conditions 6
3	Elec	trical characteristics 8
	3.1	Switching characteristics 9
4	Equi	ivalent circuit and outputs
5	Timi	ng diagrams
6	Турі	cal characteristics16
7	Dete	ection mode functionality
	7.1	Phase one: "entering in detection mode"
	7.2	Phase two: "error detection"
	7.3	Phase three: "resuming to normal mode"
	7.4	Error detection conditions
	7.5	Auto power-saving
В	Pacl	kage mechanical data
9	Pacl	kaging mechanical data31
10	Revi	sion history 33

STAP16DPS05 List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Typical current accuracy	
Table 3.	Pin description	5
Table 4.	Absolute maximum ratings	6
Table 5.	Thermal data	6
Table 6.	Recommended operating conditions	6
Table 7.	Electrical characteristics	8
Table 8.	Switching characteristics	
Table 9.	Truth table	
Table 10.	Output current-R _{EXT} resistor	. 16
Table 11.	ISET vs. dropout voltage (Vdrop)	
Table 12.	Entering in detection truth table	. 19
Table 13.	Detection conditions	. 22
Table 14.	IODEC average value at 3.3 V	
Table 15.	IODEC average value at 5 V	. 25
Table 16.	TSSOP24 exposed pad mechanical data	
Table 17.	Tape and reel TSSOP24 exposed pad	. 32
Table 18.	Document revision history	. 33



List of figures STAP16DPS05

List of figures

Figure 1.	Pin connections	5
Figure 2.	OE/DM2 terminal	. 11
Figure 3.	LE/DM1 terminal	. 11
Figure 4.	CLK, SDI terminal	. 11
Figure 5.	SDO terminal	. 12
Figure 6.	Block diagram	. 12
Figure 7.	Timing diagram	. 13
Figure 8.	Clock, serial-in, serial-out	. 14
Figure 9.	Clock, serial-in, latch, enable, outputs	. 15
Figure 10.	Outputs	. 15
Figure 11.	Output current-R _{EXT} resistor	. 16
Figure 12.	ISET vs. dropout voltage (Vdrop)	. 17
Figure 13.	IDD ON/OFF	. 18
Figure 14.	Entering in detection timing diagram	. 19
Figure 15.	Detection diagram	. 20
Figure 16.	Timing example for open and/or short detection	. 21
Figure 17.	Resuming to normal mode timing diagram	. 22
Figure 18.	Detection circuit	. 23
Figure 19.	Error detection sequence	. 24
Figure 20.	Error detection typical schematic	. 24
Figure 21.	Auto power-saving feature	. 26
Figure 22.	Delay LE-OUT	. 27
Figure 23.	Auto power-saving behavior	. 28
Figure 24.	TSSOP24 exposed pad dimensions	. 29
Figure 25	TSSOP24 exposed had take and reel dimensions	31


1 Summary description

Table 2. Typical current accuracy

Output voltage	Current a	Current accuracy		V	Temperature	
Output voltage	Between bits	Between ICs	Output current	V _{DD}	Temperature	
≥ 1.3 V	±1.5%	±5%	20 to 100 mA	3.3 V to 5 V	25 °C	

1.1 Pin connections and description

Figure 1. Pin connections



Note:

The exposed pad is electrically connected to a metal layer electrically isolated or connected to ground.

Table 3. Pin description

Pin n°	Symbol	Name and function
1	GND	Ground terminal
2	SDI	Serial data input terminal
3	CLK	Clock input terminal
4	LE/DM1	Latch input terminal - detect mode 1 (see operation principle)
5-20	OUT-15	Output terminal
21	OE/DM2	Input terminal of output enable (active low) - detect mode 1 (see operation principle)
22	SDO	Serial data out terminal
23	R-EXT	Input terminal of an external resistor for constant current programing
24	V_{DD}	Supply voltage terminal

Electrical ratings STAP16DPS05

2 Electrical ratings

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DD}	Supply voltage	0 to 7	V
Vo	Output voltage	-0.5 to 20	V
Io	Output current	100	mA
V _I	Input voltage	-0.4 to V _{DD}	V
I _{GND}	GND terminal current	1600	mA
f _{CLK}	Clock frequency	50	MHz
T _{OPR}	Operating temperature range	-40 to +150	°C
T _{STG}	Storage temperature range	age -0.4 to V _{DD} ninal current 1600 quency 50 N g temperature range -40 to +150	

2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter		Value	Unit
R _{th(JA)}	Thermal resistance junction-ambient ⁽¹⁾	TSSOP24 ⁽²⁾ exposed pad	37.5	°C/W

^{1.} According to JEDEC standard 51-7B.

2.3 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{DD}	Supply voltage		3.0	-	5.5	V
Vo	Output voltage			-	20	V
I _O	Output current	OUTn	5	-	100	mA
I _{OH}	Output current	Serial-OUT		-	+1	mA
I _{OL}	Output current	Serial-OUT		-	-1	mA

^{2.} The exposed pad should be soldered to the PCB in order to derive the thermal benefits.

STAP16DPS05 Electrical ratings

Table 6. Recommended operating conditions (continued)

, , , , , , , , , , , , , , , , , , , ,						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{IH}	Input voltage		0.7 V _{DD}	-	V _{DD} +0.3	V
V_{IL}	Input voltage		-0.3	-	0.3 V _{DD}	V
t _{wLAT}	LE/DM1 pulse width		6	-		ns
t _{wCLK}	CLK pulse width		8	-		ns
t_{wEN}	OE/DM2 pulse width	V _{DD} = 3.0 V to 5.0 V	100	-		ns
t _{SETUP(D)}	Setup time for DATA	V _{DD} = 3.0 V to 3.0 V	10	-		ns
t _{HOLD(D)}	Hold time for DATA		5	-		ns
t _{SETUP(L)}	Setup time for LATCH		10	-		ns
f _{CLK}	Clock frequency	Cascade operation ⁽¹⁾		-	30	MHz

^{1.} If the device is connected in cascade, it may not be possible to achieve the maximum data transfer. Please consider the timings carefully.

Electrical characteristics STAP16DPS05

3 Electrical characteristics

 V_{DD} = 5V, T_i = -40 °C to 125 °C, unless otherwise specified.

Table 7. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IH}	Input voltage high level		0.7·V _{DD}		V_{DD}	
V _{IL}	Input voltage low level		GND		0.3·V _{DD}	V
V _{OL}	Serial data output voltage	$I_{OL} = + 1 \text{ mA}$		0.03	0.4	
V _{OH}	(SDO)	I _{OH} = - 1 mA	V _{DD} -0.4			
I _{OH}	Output leakage current	Vo =19 V, Outn = OFF		0.5	2	μΑ
ΔI _{OL1}	Current accuracy channel-	$V_{DD} = 3.3 \text{ V}, V_{O} = 0.4 \text{ V},$ $R_{\text{ext}} = 980 \Omega$		±1.5	±5	
ΔI _{OL2}	to-channel ⁽¹⁾ (2)	$V_{DD} = 3.3 \text{ V}, V_{O} = 1.3 \text{ V},$ $R_{ext} = 200 \Omega$		±1.2	±4	
ΔI _{OL3}	Current accuracy device-to-	$V_{DD} = 3.3 \text{ V}, V_{O} = 0.4 \text{ V},$ $R_{ext} = 980 \Omega$			±6	%
ΔI _{OL4}	device (1)	$V_{DD} = 3.3 \text{ V}, V_{O} = 1.3 \text{ V},$ $R_{ext} = 200 \Omega$			±6	
R _{IN} (up)	Pull-up resistor for OE pin		150	300	600	
R _{IN} (down)	Pull-down resistor for LE pin		100	200	400	kΩ
IDD(AutoOff)		$R_{ext} = 980 \Omega$, OE = low, OUT0 to OUT7 = OFF		200	300	μA
IDD(OFF1)	Supply current (OFF)	R_{ext} = 980 Ω , OE = high, OUT0 to OUT7 = ON		5	8	
IDD(OFF2)		R_{ext} = 200 Ω , OE = high, OUT0 to OUT15 = ON		13	20	
IDD(ON1)	Supply current (ON)	$R_{ext} = 980 \Omega$, OE = low, OUT0 to OUT15 = ON		6	8	mA
IDD(ON2)	Cupply culture (O11)	$R_{ext} = 200 \Omega$, $OE = low$, OUT0 to OUT15 = ON		13	20	
Tsd	Thermal shutdown ⁽³⁾			170		°C

^{1.} Test performed with all outputs turned on, but only one output loaded at a time.

8/34 DocID024315 Rev 5

^{2.} $D_{IOL} + = ((I_{OLmax} - I_{OLmean}) / I_{OLmean})^* 100, \ D_{IOL} - = ((I_{OLmin} - I_{OLmean}) / I_{OLmean})^* 100, \ where \ I_{OLmean} = (I_{OLout1} + I_{OLout2} + \ldots + I_{OLout16}) / 16.$

^{3.} Not tested, guaranteed by design.

3.1 Switching characteristics

 V_{DD} = 5 V, T_j = 25 °C, unless otherwise specified.

Table 8. Switching characteristics⁽¹⁾⁽²⁾

Symbol	Parame	Parameter Test conditions		Min.	Тур.	Max.	Unit	
f _{clk}	Clock frequency		Cascade operation				30	MHz
tPLH1	CLK-OUTn LE\DM1 = H OE\DM2 = L			V_{DD} = 3.3 V V_{DD} = 5 V		40 20	45 45	ns
				V _{DD} = 3.3 V		51	80	
tPLH2	LE\DM1-OUTn OE\DM2 = L	Propagation		V _{DD} = 5 V		32	50	ns
(D) 110	OE\DM2-OUTn	delay time ("L" to "H")		V _{DD} = 3.3 V		50	80	
tPLH3	LE\DM1 = H			V _{DD} = 5 V		30	50	ns
tPLH	011/		VIH = VDD VIL = GND	V _{DD} = 3.3 V		22	35	20
IPLH	CLK - SDO			V _{DD} = 5 V		15	25	ns
tPHL1	CLK-OUTn LE\DM1 = H			V _{DD} = 3.3 V		15	25	ns
(1 TIL)	OE\DM2 = L		CL = 10 pF lo = 20 mA	V _{DD} = 5 V		12	20	113
tPHL2	LE\DM1-OUTn		VL = 3 V	V _{DD} = 3.3 V		13	25	ns
	OE\DM2 = L	Propagation delay time	$R_{\text{ext}} = 1 \text{ K}\Omega$ $RL = 60 \Omega$	V _{DD} = 5 V		10	15	110
tPHL3	OE\DM2-OUTn	("H" to "L")		V _{DD} = 3.3 V		12	20	ns
	LE\DM1 = H			V _{DD} = 5 V		10	15	
tPHL	CLK - SDO			V _{DD} = 3.3 V		25	40	ns
U 11L	OLK ODO			V _{DD} = 5 V		18	25	113
t _{ON}	Output rise 10~90 % of			V _{DD} = 3.3 V		35	55	ns
NON	wavefo	•		V _{DD} = 5 V		10	20	
t _{OFF}	Output fal 90~10 % of			V _{DD} = 3.3 V		4	10	ns
UFF	wavefo	ū		V _{DD} = 5 V		3	8	

Electrical characteristics STAP16DPS05

Table 8. Switching characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tr	CLK rise time ⁽³⁾				5	
tf	CLK fall time ⁽³⁾				5	μs

- 1. All table limits are guaranteed by design.
- 2. Not tested in production.
- 3. If devices are connected in cascade and tr or tf is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

4 Equivalent circuit and outputs

Figure 2. OE/DM2 terminal




Figure 3. LE/DM1 terminal




Figure 4. CLK, SDI terminal




Figure 5. SDO terminal





Figure 6. Block diagram



STAP16DPS05 **Timing diagrams**


Timing diagrams 5

Table 9. Truth table

Clock	LE/DM1	OE/DM2	Serial-in	OUT0OUT7OUT15	SDO
	Н	L	Dn	Dn Dn - 7 Dn -15	Dn - 15
	L	L	Dn + 1	No change	Dn - 14
	Н	L	Dn + 2	Dn + 2 Dn - 5 Dn -13	Dn - 13
7	Х	L	Dn + 3	Dn + 2 Dn - 5 Dn -13	Dn - 13
7_	Х	Н	Dn + 3	OFF	Dn - 13

OUTn = ON when Dn = H OUTn = OFF when Dn = L. Note:

Figure 7. Timing diagram



Note:

Latch and output enable are level-sensitive and they are not synchronized with rising or falling edge of CLK signal. When LE/DM1 terminal is low level, the latch circuits hold the previous set of data. When LE/DM1 terminal is high level, the latch circuits refresh new set of data from SDI chain. When OE/DM2 terminal is at low level, the output terminals - Out0 to Out15 respond to data in the latch circuits, either '1' ON or '0' OFF. When OE/DM2 terminal is at high level, all output terminals are switched OFF.

Timing diagrams STAP16DPS05




Figure 8. Clock, serial-in, serial-out

STAP16DPS05 Timing diagrams






Figure 9. Clock, serial-in, latch, enable, outputs





Typical characteristics 6




Figure 11. Output current- R_{EXT} resistor

Table 10. Output current- R_{EXT} resistor

$R_{EXT}(\Omega)$	Output current (mA)
976	20
780	25
652	30
560	35
488	40
433	45
389	50
354	55
325	60
300	65
278	70
259	75
241	80
229	85

Conditions:

Temperature = 25 °C, V_{DD} = 3.3 V; 5.0 V, I_{SET} = 3 mA; 5 mA; 10 mA; 20 mA; 50 mA; 80 mA.




Figure 12. I_{SET} vs. dropout voltage (V_{drop})

Table 11. I_{SET} vs. dropout voltage (V_{drop})

lout (mA)	Avg @ 3.0 V	Avg @ 5.0 V
3	19.33	22.66
5	36.67	40.33
10	77.33	80
20	158.67	157.33
50	406	406
80	692	668




Figure 13. I_{DD} ON/OFF

7 Detection mode functionality


7.1 Phase one: "entering in detection mode"

From the "normal $\underline{\mathsf{mode}}$ " condition the device can switch to the "error mode" by a logic sequence on the $\overline{\mathsf{OE}/\mathsf{DM2}}$ and $\underline{\mathsf{LE}/\mathsf{DM1}}$ pins as shown in the following table and diagram:

Table 12. Entering in detection truth table

CLK	1°	2°	3°	4°	5°
OE/DM2	Н	L	Н	Н	Н
LE/DM1	L	L	L	Н	L

Figure 14. Entering in detection timing diagram



After these five CLK cycles the device goes into the "error detection mode" and at the 6th rising edge of CLK the SDI data are ready for sampling.

7.2 Phase two: "error detection"

The 16 data bits must be set to "1" in order to set ON all the outputs during the detection. The data are latched by LE/DM1 and after that the outputs are ready for the detection process. When the microcontroller switches the OE/DM2 to LOW, the device drives the LEDs in order to analyze if an OPEN or SHORT condition has occurred.




Figure 15. Detection diagram

The LED status is detected at least in 1 microsecond (minimum) and after this time the microcontroller sets $\overline{OE/DM2}$ in high state and the output data detection result goes to the microprocessor via SDO.

Detection mode and normal mode both use the same data format. As soon as all the detection data bits are available on the serial line, the device may go back to normal mode of operation. To re-detect the status, the device must go back in normal mode and re-enter error detection mode.

20/34 DocID024315 Rev 5




Figure 16. Timing example for open and/or short detection

7.3 Phase three: "resuming to normal mode"

The sequence for re-entering in normal mode is shown in the following table and diagram:

Figure 17. Resuming to normal mode timing diagram

CLK	1°	2°	3°	4°	5°
OE/DM2	Н	L	Н	Н	Н
LE/DM1	L	L	L	L	L

Note:

For proper device operation the "entering in detection" sequence must be followed by a "resume mode" sequence, it is not possible to insert consecutive equal sequences.

7.4 Error detection conditions

 V_{DD} = 3.3 to 5 V temperature range -40 to 125 °C

Table 13. Detection conditions

Configuration Detection mode		Det	ection res	ults
	Open line or output short to GND detected	==> I _{ODEC} ≤ 0.5 x I _O	No error detected	==> I _{ODEC} ≥ 0.5 x I _O
SW-2 or SW-3a	Short on LED or short to V-LED detected	==> V _O ≥ 2.4 V	No error detected	==> V _O ≤ 2.2 V

Note:

Where: I_O = the output current programmed by the R_{EXT}, I_{ODEC} = the detected output current in detection mode.

V-LED V-LED ° SW-3b OUT-0 1 15 STAP16DPS05

Figure 18. Detection circuit




Figure 19. Error detection sequence

Typical schematic used to perform the error detection:

R_{EXT} DUT GND AM13678v1

Figure 20. Error detection typical schematic

 $\ensuremath{\mathsf{I}_{\ensuremath{\mathsf{ODEC}}}}$ can be measured as follows:

 $I_{ODEC} = (Vled-Vload) / Rload$

Table 14 and Table 15 show respectively the I_{ODEC} average value at 3.3 V and 5.0 V.

The I_{ODEC} is the current value recognized by the device output open error detection.

Table 14. I_{ODEC} average value at 3.3 V

Vdd (V)	Iset (mA)	R _{EXT} (Ω)	lout AVG (mA)
	5	4270	2.097
	10	2056	6.79
3.3	20	1006	10.46
	50	382	26.92
	80	251	35.03

Table 15. I_{ODEC} average value at 5 V

Vdd (V)	Iset (mA)	$R_{EXT}(\Omega)$	lout AVG (mA)
	5	4270	1.98
	10	2056	6.09
5	20	1006	9.67
	50	382	25.54
	80	251	38.9

7.5 Auto power-saving

The auto power-saving feature minimizes the quiescent current if no active data is detected on the latches and auto powers-up the device as the first active data is latched.



Figure 21. Auto power-saving feature

Conditions:

- Temp. = 25 °C, V_{DD} = 3.3 V, V_{DD} , V_{DD} , V_{DD} , V_{DD} , V_{DD} , V_{DD}
- Ch1 (yellow) = I_{DD}, Ch2 (blue) = SDI, Ch3 (purple) = LE/DM1, Ch4 (green) = CLK

Idd consumption:

- Idd (normal operation) = 5.15 mA
- Idd (shutdown condition) = 163 μA




Figure 22. Delay LE-OUT

After 16 clock cycles without data change, the auto power-saving mode starts as expected. Delay TLE-OUT = $1.053 \, \mu s$

Conditions:

- Temp. = 25 °C, V_{DD} = 3.3 V, V_{DD} , V_{DD} , V_{DD} , V_{DD} , V_{DD} , V_{DD}
- Ch1 (yellow) = CLK, Ch2 (blue) = SDI, Ch3 (purple) = LE/DM1, Ch4 (green) = IOUT



Figure 23. Auto power-saving behavior

Note:

When the device goes from auto power-saving to normal operating condition, the first output switching ON shows the T_{ON} condition as seen in the plot above.

 $\textit{Temp.} = 25 ^{\circ}\textit{C}, \ \textit{V}_{\textit{DD}} = 3.3 \ \textit{V}, \ \textit{Vin} = \textit{V}_{\textit{DD}}, \ \textit{VLed} = 3.0 \ \textit{V}, \ \textit{Iset} = 20 \ \textit{mA}$

Ch1 (yellow) = IDD, Ch2 (blue) = SDI, Ch3 (purple) = LE/DM1, Ch4 (green) = CLK.

8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.




Figure 24. TSSOP24 exposed pad dimensions

Table 16. TSSOP24 exposed pad mechanical data

Course to all		mm	
Symbol	Min.	Тур.	Max.
A			1.20
A1			0.15
A2	0.80	1.00	1.05
b	0.19		0.30
С	0.09		0.20
D	7.70	7.80	7.90
D1	4.80	5.00	5.2
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
E2	3.00	3.20	3.40
е		0.65	
L	0.45	0.60	0.75
L1		1.00	
k	0		8
aaa			0.10

9 Packaging mechanical data




Figure 25. TSSOP24 exposed pad tape and reel dimensions

Table 17. Tape and reel TSSOP24 exposed pad

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А			330
С	12.8		13.2
D	20.2		
N	60		
Т			22.4
Ao	6.8		7
Во	8.2		8.4
Ko	1.7		1.9
Po	3.9		4.1
Р	11.9		12.1

STAP16DPS05 Revision history

10 Revision history

Table 18. Document revision history

Date	Revision	Changes
21-May-2013	1	Initial release.
01-Jul-2013	2	Added footnote in Table 8: Switching characteristics.
11-Oct-2013	3	Modified T _{OPR} value in <i>Table 4: Absolute maximum ratings</i> .
10-Mar-2014	4	Modified footnote 1 in <i>Table 8: Switching characteristics</i> . Added footnote 2 in <i>Table 8: Switching characteristics</i> . Updated <i>Table 3: Pin description</i> .
05-Jun-2014	5	Updated <i>Table 16: TSSOP24 exposed pad mechanical data</i> . Minor text changes.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

34/34 DocID024315 Rev 5

