

NTE4164 Integrated Circuit NMOS, 64K Dynamic RAM, 150ns 16-Lead DIP Type Package

Description:

The NTE4164 is a high speed Dynamic Random Access Memory (DRAM) in a 16-Lead DIP type package organized as 65,536 words of one bit each.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with \overline{RAS} in order to retain data. \overline{CAS} can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74TTL. All address lines and data-in are latched on chip to simplify system design. Data-out is unlatched to allow greater system flexibility. Pin1 has no internal connections to allow compatibility with other 64K RAMs using this pin for an additional function.

Features:

- 65,536 x 1 Organization
- Single +5V Supply (10% Tolerance)
- Upward Pin Compatible with 4116 (16K Dynamic RAM)
- Max Access Time from RAS: Less than 150ns
- Min Cycle Time (Read or Write): Less than 260ns
- Long Refresh Period: 4 milliseconds
- Low Refresh Overhead Time: As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Page–Mode Operation for Faster Access
- Low Power Dissipation:

Operating 135mW (Typ) Standby 17.5mW (Typ)

Note 1. All voltage values in this data sheet are with respect to V_{SS} .

Recommended Operating Conditions:

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	V_{DD}		4.5	5.0	5.5	V
	V_{SS}		-	0	_	V
High-Level Input Voltage	V _{IH}		2.4	_	V _{DD} +00.3	V
Low-Level Input Voltage	V_{IL}		-1	_	0.8	V
Refresh Time	t _{refresh}		-	_	4	ms
Operating Ambient Temperature	T _A		0	_	+70	°C

<u>Electricall Characteristics:</u> (Over full ranges of recommended operating conditions unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
High-Level Outpu Voltage	V _{OH}	I _{OH} = -5mA	2.4	-	_	V
Low-Level Output Voltage	V _{OL}	I _{OL} = 4.2mA	1	_	0.4	V
Input Current (Leakage)	I _I	V _I = 0V to 5.8V, All Other Pins = 0V	-10	-	+10	μΑ
Output Current (Leakage)	Ι _Ο	V _O = 0.4V to 5.5V, CAS High	-10	-	+10	μΑ
Average Operating Current during Read or Write Cycle	I _{DD1}	Minimum Cycle Time	-	40	48	mA
Standby Current	I _{DD2}	After 1 Memory Cycle, RAS and CAS High	-	3.5	5.0	mA
Average Refresh Current	I _{DD3}	Minimum Cycle Time, RAS Low, CAS High	-	28	40	mA
Average Page-Mode Current	I _{DD4}	Minimum Cycle Time, RAS Low, CAS Cycling	ı	28	40	mA

<u>Capacitance:</u> $(T_A = +25^{\circ}C, V_{DD} = 5V, f = 1MHz unless otherwise specified)$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Capacitance, Address Inputs	C _{I(A)}		_	4	5	pF
Input Capacitance, Data Inputs	C _{I(D)}		-	4	5	pF
Input Capacitance, Strobe Inputs	C _{I(RC)}		-	6	8	pF
Input Capacitance, Write Enable Inputs	C _{I(W)}		-	6	8	pF
Output Capacitance	Co		ı	5	6	pF

$\underline{\textbf{Switching Characteristics:}} \ \ (T_{A} = +25^{\circ}\text{C}, \ V_{DD} = 5\text{V}, \ C_{L} = 100 \text{pF unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Access Time from Column Address Strobe	t _{CAC}	Load = 2 Series 74TTL Gates	_	_	70	ns
Access Time from Row Address Strobe	t _{RAC}	t _{RACL} = Max, Load = 2 Series 74TTL Gates	-	_	120	ns
Output Disabl Time	t _{OFF}	Load = 2 Series 74TTL Gates	0	-	40	ns

<u>Timing Requirements:</u> $(T_A = +25^{\circ}C, V_{DD} = 5V \text{ unless otherwise specified})$

Parameter	Symbol	Min	Тур	Max	Unit
Page Mode Cycle Time	t _{PC}	130	-	-	ns
Read Cycle Time	t _{RC}	230	-	_	ns

$\underline{\textbf{Timing Requirements (Cont'd):}} \ \, (T_A = +25^{\circ}C,\, V_{DD} = 5V \text{ unless otherwise specified)}$

Parameter	Symbol	Min	Тур	Max	Unit
Write Time Cycle	t _{WC}	230	-	_	ns
Read-Write/Read-Modify-Write Cycle Time	t _{RWC}	256	_	_	ns
Pulse Width, Column Address Strobe High (Precharge Time, Note 2)	t _{CP}	50	_	_	ns
Pulse Width, Column Address Strobe Low	t _{CAS}	70	_	10,000	ns
Pulse Width, Row Address Strobe High (Precharge Time)	t _{RP}	80	_	_	ns
Pulse Width, Row Address Strobe Low	t _{RAS}	120	_	10,000	ns
Write Pulse Width	t _{SP}	40	_	_	ns
ransition Times (Rise and Fall) for RAS and CAS	t _T	3	_	50	ns
Column Address Setup Time	t _{ASC}	-5	_	_	ns
Row Address Setup Time	t _{ASR}	0	_	_	ns
Data Setup Time	t _{DS}	0	_	_	ns
Read Command Setup Time	t _{RCS}	0	_	-	ns
Write Command Setup Time before CAS High	t _{CWL}	50	_	_	ns
Write Command Setup Time before RAS High	t _{RWL}	50	_	-	ns
Column Address Hold Time after CAS Low	t _{CAH}	40	_	-	ns
Row Address Hold Time	t _{RAH}	15	_	-	ns
Column Address Hold Time after RAS Low	t _{AR}	95	_	-	ns
CAS Hold Time after RAS Low	t _{CSH}	150	_	-	ns
Data Hold Time after CAS Low	t _{DHS}	40	_	-	ns
Data Hold Time after RAS Low	t _{DHR}	85	_	-	ns
Data Hold Time after W Low	t _{DHC}	40	_	-	ns
Read Command Hold Time	t _{RCH}	0	_	-	ns
Write Command Hold Time after CAS Low	t _{WCH}	40	_	-	ns
Write Command Hold Time after RAS Low	t _{WCR}	85	_	-	ns
Delay Time, Column Address Strobe High to Row Address Strobe Low	t _{CRP}	0	_	-	ns
Delay Time, Column Address Strobe Low to Row Address Strobe High	t _{RSH}	70	_	-	ns
Delay Time, Column Address Strobe Low to \overline{W} Low (Read, Modify–Write–Cycle Only)	t _{CWD}	40	-	_	ns
Delay Time, Row Address Strobe Lo to Column Address Strobe Low (Maximum Value Specified Only to Guarantee Access Time)	t _{RCD}	15	-	50	ns
Delay Time, Row Address Strobe Low to W Low (Read, Modify-Write-Cycle Only)	t _{RWD}	11	_	-	ns
Delay Time, W Low to Column Address Strobe Low (Early Write Cycle)	t _{WCS}	-5	_	-	ns

Note 2. Page Mode Only.

Operation:

Address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row–address bits are set up on pins A0 through A7 and latched onto the chip by the row–address strobe (\overline{RAS}). Then the eight column–address bits are set up on pins A0 through A7 and latched onto the chip by the column–address strobe (\overline{CAS}). All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers.

Write Enable (W)

The read or write mode is selected through the write enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write enable pin can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

Data-In (D)

Data is written during a write or read–modify write cycle. The falling edge of \overline{CAS} or \overline{W} strobes data into the on–chip data latch. This latch can be driven from standard TTL circuits without a pull–up resistor. In an early write cycle \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read–modify write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal.

Data-Out (Q)

The three state output buffer provides direct TTL compatibility (no pull–up resistor required) with a fan–out of two Series 74TTL loads. Data–out is the same polarity as data–in. The output is in the high–impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high–impedance state. In an early write cycle, the output is always in the high–impedance state. In a delayed write or read–modify–write cycle, the output will follow the sequence for the read cycle.

Refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high–impedance state unless \overline{CAS} is applied, the \overline{RAS} only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

Page Mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

Pin Connection Diagram V_{BB} 1 16 V_{SS} D_{IN} 2 15 CAS WRITE 3 14 D_{OUT} RAS 4 **13** A6 A0 5 **12** A3 A2 6 **11** A4 A1 7 **10** A5 9 V_{CC} GND 8

