




N-Channel 60-V (D-S), 175 °C MOSFET, Logic Level

PRODUCT SUMMARY					
V _{(BR)DSS} (V)	$r_{DS(on)}(\Omega)$	I _D (A)			
60	0.016 at V _{GS} = 10 V	50			
	0.022 at V _{GS} = 4.5 V	43			

FEATURES


- TrenchFET® Power MOSFET
- 175 °C Junction Temperature





Ordering Information: SUM50N06-16L

SUM50N06-16L-E3 (Lead (Pb)-free)



ABSOLUTE MAXIMUM RATINGS	$T_C = 25 ^{\circ}C$, unless oth	erwise noted				
Parameter	Symbol	Limit	Unit			
Drain-Source Voltage	V _{DS}	60	V			
Gate-Source Voltage		V _{GS}	± 20	7 V		
Continuous Drain Current (T _{.I} = 175 °C)	T _C = 25 °C	1-	50			
Continuous Diam Current (1) = 175 C)	T _C = 100 °C	l _D	35			
Pulsed Drain Current	I _{DM}	100	_ A			
Avalanche Current	I _{AR}	40				
Repetitive Avalanche Energy ^a	L = 0.1 mH	E _{AR}	80	mJ		
Davies Dissipation	T _C = 25 °C	В	93 ^b	14/		
Power Dissipation	T _A = 25 °C ^c	P _D	3.7 ^c	W		
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 55 to 175	°C			

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Limit	Unit				
Junction-to-Ambient	(PCB Mount) ^c	R _{thJA}	40	°C/W			
Junction-to-Case		R _{thJC}	1.6]			

Notes:

- a. Duty cycle \leq 1 %.
- b. See SOA curve for voltage derating.
- c. Surface mounted on FR4 Board, $t \le 10 \text{ s.}$

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply.

SUM50N06-16L

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage $V_{(BF)}$		$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V	
Gate-Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_{DS} = 250 \mu A$	1.0	2.0	3.0	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
		V _{DS} = 60 V, V _{GS} = 0 V			1	μΑ	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125 ^{\circ}\text{C}$			50		
		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 175 ^{\circ}\text{C}$			150		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	50			Α	
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		0.013	0.016		
	_	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125 ^{\circ}\text{C}$			0.028		
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 175 ^{\circ}\text{C}$			0.036	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$		0.017	0.022		
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 15 \text{ V}, I_{D} = 20 \text{ A}$		50		S	
Dynamic ^b	•						
Input Capacitance	C _{iss}			1325		pF	
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		265			
Reverse Transfer Capacitance	C _{rss}			115			
Total Gate Charge ^c	Qg			25	40	nC	
Gate-Source Charge ^c	Q_{gs}	$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 50 \text{ A}$		5.5			
Gate-Drain Charge ^c	Q_{gd}			6.5			
Turn-On Delay Time ^c	t _{d(on)}			10	20		
Rise Time ^c	t _r	V_{DD} = 30 V, R_L = 0.8 Ω		9	20	ns	
Turn-Off Delay Time ^c	t _{d(off)}	$\rm I_D \cong 50~A,~V_{GEN}$ = 10 V, $\rm R_G$ = 2.5 Ω		25	50		
Fall Time ^c	t _f			7	15		
Source-Drain Diode Ratings and Cha	aracteristics T	_C = 25 °C ^b		1			
Continuous Current	I _S				50		
Pulsed Current	I _{SM}				100	A	
Forward Voltage ^a	V _{SD}	I _F = 50 A, V _{GS} = 0 V		1.0	1.5	V	
Reverse Recovery Time	t _{rr}			35	70	ns	
Peak Reverse Recovery Current	I _{RM(REC)}	$I_F = 50 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		2.3	4	Α	
Reverse Recovery Charge	Q _{rr}			0.04	0.14	μС	


Notes:

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Vishay Siliconix


VISHAY

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




On-Resistance vs. Junction Temperature






Source-Drain Diode Forward Voltage




Drain Source Breakdown vs. Junction Temperature




THERMAL RATINGS



Drain Current vs. Case Temperature









Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?72048.



TO-263 (D²PAK): 3-LEAD









DETAIL A (ROTATED 90°)



_	,	—b - -b	 1			1
2	T			C	_ (<u>-</u>
	SE	^TIC	M	ا م		1

- 1. Plane B includes maximum features of heat sink tab and plastic.
- 2. No more than 25 % of L1 can fall above seating plane by max. 8 mils.
- 3. Pin-to-pin coplanarity max. 4 mils.
- 4. *: Thin lead is for SUB, SYB. Thick lead is for SUM, SYM, SQM.
- 5. Use inches as the primary measurement.

6 This feature is for thick lead.

		INCHES		MILLIMETERS		
	DIM.	MIN.	MAX.	MIN.	MAX.	
Α		0.160	0.190	4.064	4.826	
	b	0.020	0.039	0.508	0.990	
	b1	0.020	0.035	0.508	0.889	
	b2	0.045	0.055	1.143	1.397	
c*	Thin lead	0.013	0.018	0.330	0.457	
	Thick lead	0.023	0.028	0.584	0.711	
c1	Thin lead	0.013	0.017	0.330	0.431	
CI	Thick lead	0.023	0.027	0.584	0.685	
	c2	0.045	0.055	1.143	1.397	
	D	0.340	0.380	8.636	9.652	
	D1	0.220	0.240	5.588	6.096	
	D2	0.038	0.042	0.965	1.067	
	D3	0.045	0.055	1.143	1.397	
	D4	0.044	0.052	1.118	1.321	
	Е	0.380	0.410	9.652	10.414	
	E1	0.245	-	6.223	-	
	E2	0.355	0.375	9.017	9.525	
	E3	0.072	0.078	1.829	1.981	
	е	0.100	BSC	2.54 BSC		
	K	0.045	0.055	1.143	1.397	
L		0.575	0.625	14.605	15.875	
L1		0.090	0.110	2.286	2.794	
L2		0.040	0.055	1.016	1.397	
L3		0.050	0.070	1.270	1.778	
	L4	0.010 BSC		0.254 BSC		
	М	-	0.002	-	0.050	
ECN: T13-0707-Rev. K, 30-Sep-13						

DWG: 5843





RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000