











SN54LV164A, SN74LV164A

SCLS403I - APRIL 1998 - REVISED MARCH 2015

SNx4LV164A 8-Bit Parallel-Out Serial Shift Registers

1 Features

- 2-V to 5.5-V V_{CC} Operation
- Maximum t_{pd} of 10.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Supports Live Insertion, Partial Power-Down Mode, and Back-Drive Protection
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- IP Routers
- Enterprise Switches
- Access Control and Security: Access Keypads and Biometrics
- Smart Meters: Power Line Communication

3 Description


The SNx4LV164A devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V $V_{\rm CC}$ operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (14)	8.65 mm × 3.91 mm
	SSOP (14)	6.20 mm × 5.30 mm
SN74LV164A	TVSOP (14)	3.60 mm × 4.40 mm
SIN/4LV 104A	SOP (14)	10.30 mm × 5.30 mm
	TSSOP (14)	5.00 mm × 4.40 mm
	VQFN (14)	3.50 mm × 3.50 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.



Table of Contents

1	Features 1	7	Parameter Measurement Information	10
2	Applications 1	8	Detailed Description	<mark>1</mark> 1
3	Description 1		8.1 Overview	<u>1</u> 1
4	Revision History2		8.2 Functional Block Diagram	<mark>1</mark> 1
5	Pin Configuration and Functions		8.3 Feature Description	<mark>1</mark> 1
6	Specifications4		8.4 Device Functional Modes	<mark>1</mark> 1
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	12
	6.2 ESD Ratings		9.1 Application Information	12
	6.3 Recommended Operating Conditions 5		9.2 Typical Application	12
	6.4 Thermal Information	10	Power Supply Recommendations	14
	6.5 Electrical Characteristics	11	Layout	14
	6.6 Timing Requirements: V _{CC} = 2.5 V ± 0.2 V 6		11.1 Layout Guidelines	14
	6.7 Timing Requirements: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		11.2 Layout Example	14
	6.8 Timing Requirements: V _{CC} = 5 V ± 0.5 V	12	Device and Documentation Support	15
	6.9 Switching Characteristics: V _{CC} = 2.5 V ± 0.2 V 7		12.1 Trademarks	15
	6.10 Switching Characteristics: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 7$		12.2 Electrostatic Discharge Caution	15
	6.11 Switching Characteristics: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 8$		12.3 Glossary	15
	6.12 Noise Characteristics 8	13	Mechanical, Packaging, and Orderable	
	6.13 Operating Characteristics8		Information	15
	6.14 Typical Characteristics9			

4 Revision History


Changes from Revision H (April 2005) to Revision I


Page



5 Pin Configuration and Functions

D, DB, DGV, NS, or PW Package 14-PIN SOIC, SSOP, TVSOP, SOP, or TSSOP Top View





Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	A	1	Serial input A
2	В	1	Serial input B
3	Q _A	0	Output A
4	Q _B	0	Output B
5	Q _C	0	Output C
6	Q _D	0	Output D
7	GND	-	Ground pin
8	CLK	1	Storage clock
9	CLR	I	Storage clear
10	Q _E	0	Output E
11	Q _F	0	Output F
12	Q_{G}	0	Output G
13	Q _H	0	Output H
11	Q _H	0	Q _H inverted
14	V _{CC}	_	Power pin



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	7	V
V_{I}	Input voltage ⁽²⁾		-0.5	7	V
Vo	Voltage applied to any output in the high-impeda	-0.5	7	V	
Vo	Output voltage ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V	
I_{IK}	Input clamp current	V _I < 0		-20	mA
I_{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)(1)

			SN54LV1	64A ⁽²⁾	SN74L	V164A	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
.,	High lovel input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V _{CC} × 0.7		V
V_{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
	V _{CC} = 2 V			0.5		0.5	
\/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
V_{IL}	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	V_{CC}	0	V_{CC}	V
		$V_{CC} = 2 V$		-50		-50	μΑ
1	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2	
Іон	riigii-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		$V_{CC} = 2 V$		50		50	μA
ı	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
OL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
T _A	Operating free-air temperature		-55	125	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.4 Thermal Information

U. T I	nermai imormation							
				SN74I	LV164A			
	THERMAL METRIC(1)	D (SOIC)	DB (SSOP)	DGV (TVSOP)	NS (SOP)	PW (TSSOP)	RGY (VQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.6	104.4	126.7	89.3	120.2	54.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.9	57	50	46.9	48.9	67	
$R_{\theta JB}$	Junction-to-board thermal resistance	46.8	51.7	59.6	48	61.9	30.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.9	18.6	5.8	13.7	5.7	2.3	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	46.6	51.2	58.9	47.7	61.3	30.5	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	-	-	_	-	11.2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Product Preview



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMTER	TEST CONDITIONS	V _{CC}	SN54LV164A ⁽¹⁾				LV164A to 85°0		SN74LV164A -40°C to 125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1			V _{CC} - 0.1			
V _{OH}	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			2			V
	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			2.48			
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			3.8			3.8			
	Ι _{ΟL} = 50 μΑ	2 V to 5.5 V			0.1			0.1			0.1	
V _{OL}	I _{OL} = 2 mA	2.3 V			0.4			0.4			0.4	V
	I _{OL} = 6 mA	3 V			0.44			0.44			0.44	
	I _{OL} = 12 mA	4.5 V			0.55			0.55			0.55	
I	V _I = 5.5 V or GND	0 to 5.5 V			±1			±1			±1	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5			20			20			20	μΑ
I _{off}	V_{I} or $V_{O} = 0$ to 5.5 V	0			5			5			5	μA
C _i	V _I = V _{CC} or GND	3.3 V		2.2			2.2			2.2		pF

⁽¹⁾ Product Preview

6.6 Timing Requirements: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 4)

				9 - 7	-	-	(9 1		
			T _A = 2	T _A = 25°C		= 25°C SN54LV164A ⁽¹⁾		SN74LV -40°C to	-	SN74LV164A -40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
	Dula a duration	CLR low	6		6.5		6.5		6.5			
t _w	Pulse duration	CLK high or low	6.5		7.5		7.5		7.5		ns	
	Catus times	Data before CLK↑	6.5		8.5		8.5		8.5			
t _{su} Setup time	CLR inactive	3		3		3		3		ns		
t _h	Hold time	Data after CLK↑	-0.5		0		0		0		ns	

⁽¹⁾ Product Preview

6.7 Timing Requirements: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 4)

			((4							
			T _A = 2	T _A = 25°C		SN54LV164A ⁽¹⁾		164A 85°C	SN74LV164A -40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Dulas dunation	CLR low	5		5		5		5		
ı _w	Pulse duration	CLK high or low	5		5		5		5		ns
	Catum time	Data before CLK↑	5		6		6		6		
L _{SU}	Setup time	CLR inactive	2.5		2.5		2.5		2.5		ns
t _h	Hold time	Data after CLK↑	0		0		0		0		ns

(1) Product Preview



6.8 Timing Requirements: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 4)

			T _A = 25°C S		SN54LV1	SN54LV164A ⁽¹⁾		164A 85°C	SN74LV164A -40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Dulas duration	CLR low	5		5		5		5		
t _w Pulse duration		CLK high or low	5		5		5		5		ns
	Catua tima	Data before CLK↑	4.5		4.5		4.5		4.5		
t _{su}	Setup time	CLR inactive	2.5		2.5		2.5		2.5		ns
t _h	Hold time	Data after CLK↑	1		1		1		1		ns

⁽¹⁾ Product Preview

6.9 Switching Characteristics: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 4)

PARAMETER	PARAMETER FROM TO		TO LOAD (OUTPUT) CAPACITANCE		T _A = 25°C		SN54LV164A		SN74LV164A -40°C to 85°C		SN74LV164A -40°C to 125°C		UNIT
	(INPUT)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4			C _L = 15 pF	55 ⁽²⁾	105 ⁽²⁾		50 ⁽²⁾		50		50		MHz
T _{max}			$C_L = 50 pF$	45	85		40		40		40		IVITZ
t _{pd}	CLK	Q	0 45 -5		9.2 ⁽²⁾	17.6 ⁽²⁾	1 ⁽²⁾	20 ⁽²⁾	1	20	1	21	
t _{PHL}	CLR	Q	$C_L = 15 pF$		8.6 ⁽²⁾	16 ⁽²⁾	1 (2)	18 ⁽²⁾	1	18	1	18.5	ns
t _{pd}	CLK	Q	C 50 pF		11.5	21.1	1	24	1	24	1	25	
t _{PHL}	CLR	Q	$C_L = 50 pF$		10.8	19.5	1	22	1	22	1	22.5	ns

⁽¹⁾ Product Preview

6.10 Switching Characteristics: $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 4)

PARAMETER	FROM TO (OUTPUT)	LOAD CAPACITANCE	1	_A = 25°C	;	SN54LV164A		SN74LV164A -40°C to 85°C		SN74LV164A -40°C to 125°C		UNIT	
		(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	80(2)	155 ⁽²⁾		65 ⁽²⁾		65		65		MHz
T _{max}	max		C _L = 50 pF	50	120		45		45		45		IVIF1Z
t _{pd}	CLK	Q	0 45 25		6.4 ⁽²⁾	12.8 ⁽²⁾	1 ⁽²⁾	15 ⁽²⁾	1	15	1	16	
t _{PHL}	CLR	Q	$C_L = 15 pF$		6 ⁽²⁾	12.8 ⁽²⁾	1 ⁽²⁾	15 ⁽²⁾	1	15	1	16	ns
t _{pd}	CLK	Q	0 50 - 5		8.3	16.3	1	18.5	1	18.5	1	19.5	
t _{PHL}	CLR	Q	$C_L = 50 \text{ pF}$		7.9	16.3	1	18.5	1	18.5	1	19.5	ns

⁽¹⁾ Product Preview

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.11 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T _A = 25°C	;	SN54LV164A			_V164A to 85°C	SN74LV164A -40°C to 125°C		UNIT
	(IIVFO1)		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	125 ⁽²⁾	220(2)		105 ⁽²⁾		105		95		MHz
I _{max}			C _L = 50 pF	85	165		75		75		65		IVITZ
t _{pd}	CLK	Q	C ₁ = 15 pF		4.5 ⁽²⁾	9 ⁽²⁾	1 ⁽²⁾	10.5(2	1	10.5	1	11.5	ns
t _{PHL}	CLR	Q			4.2(2)	8.6(2)	1 ⁽²⁾	10 ⁽²⁾	1	10	1	11	
t _{pd}	CLK	Q	C 50 pF		6	11	1	12.5	1	12.5	1	13	
t _{PHL}	CLR	Q	$C_L = 50 pF$		5.8	10.6	1	12.5	1	12.5	1	13	ns

⁽¹⁾ Product Preview

6.12 Noise Characteristics⁽¹⁾

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.28	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.22	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.09		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

⁽¹⁾ Characteristics are for surface-mount packages only.

6.13 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	V _{CC}	TYP	UNIT
0	Device discinction consistence	0 50 = 5	f 40 MH=	3.3 V	48.1	٠
C_{pd}	Power dissipation capacitance	$C_L = 50 pF$,	f = 10 MHz	5 V	47.5	pF

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.








Figure 1. Typical Clear, Shift, and Clear Sequences

6.14 Typical Characteristics





7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SNx4LV164A devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V V_{CC} operation.

These devices feature NAND-gated serial (A and B) inputs and an asynchronous clear ($\overline{\text{CLR}}$) input. The gated serial inputs permit complete control over incoming data, as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

Figure 5. Logic Diagram (Positive Logic)

8.3 Feature Description

The wide operating range allows the device to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.

8.4 Device Functional Modes

Table 1. Function Table (1)(2)

	INP	JTS		OUTPUTS					
CLR	CLK	Α	В	Q_A	Q_{B}		QH		
L	X	Χ	Χ	L	L		L		
Н	L	Χ	Χ	Q_{A0}	Q_{B0}		Q_{H0}		
Н	↑	Н	Н	Н	Q_{An}		Q_{Gn}		
Н	↑	L	Χ	L	Q_{An}		Q_Gn		
Н	↑	Χ	L	L	Q_{An}		Q_{Gn}		

- Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
- (2) Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most recent ↑ transition of the clock: indicates a 1-bit shift.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV164A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates will minimize overshoot and undershoot on the outputs.

9.2 Typical Application




Figure 6. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

- Recommended input conditions:
 - Rise time and fall time specs. See (Δt/ΔV) in *Recommended Operating Conditions*.
 - Specified high and low level. See (V_{IH} and V_{II}) in Recommended Operating Conditions.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

9.2.3 Application Curves




Figure 7. Switching Characteristics Comparison



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

11.2 Layout Example




Figure 8. Layout Example



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

15





5-Mar-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV164AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ANSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV164A	Samples
SN74LV164APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ARGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV164A	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

5-Mar-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Dec-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV164ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV164ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV164ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV164ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV164APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV164APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV164ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 13-Dec-2013



*All dimensions are nominal

	-						
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV164ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LV164ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV164ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV164ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LV164APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV164APWT	TSSOP	PW	14	250	367.0	367.0	35.0
SN74LV164ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity