

SCES140I-JULY 1998-REVISED OCTOBER 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 3.6 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### **DESCRIPTION/ORDERING INFORMATION**

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. The device operates in the transparent mode when the latch-enable (LE) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

66, De	TOP	VIEW)	CRAGE
	`	,	
NC [	1	0 <sub>56</sub>	]GND
NC [	2	55	]NC
Y1 [	3	54	]A1
GND [	4	53	]GND
Y2	5	52	] A2
Y3[	6	51	] A3
V <sub>CC</sub>	7	50	]v <sub>cc</sub>
Y4 [	8	49	]A4
Y5	9	48	] A5
Y6	10	47	] A6
GND [	11	46	]GND
Y7 [	12	45	] A7
Y8 [	13	44	] A8
Y9	14	43	] A9
Y10	15	42	]A10
Y11 [	16	41	]A11
Y12	17	40	]A12
GND [	18	39	]GND
Y13	19	38	] A13
Y14 [	20	37	]A14
Y15	21	36	A15
V <sub>CC</sub> [	22	35	]v <sub>cc</sub>
Y16	23	34	]A16
Y17 [	24	33	]A17
GND [	25	32	]GND
Y18	26	31	]A18
OE [	27	30	]CLK
TE [	28	29	] GND

DGG. DGV. OR DL PACKAGE

NC - No internal connection

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVC16834DL	ALVC16834	
-40°C to 85°C	SSOP - DL	Tape and reel	SN74ALVC16834DLR	ALVC10034	
	TSSOP - DGG	Tape and reel	SN74ALVC16834DGGR	ALVC16834	
-40 C 10 85 C	TVSOP - DGV	Tape and reel	SN74ALVC16834DGVR	VC834	
	VFBGA - GQL	Topo and real	SN74ALVC16834GQLR	1/0004	
	VFBGA - ZQL (Pb-free)	Tape and reel	SN74ALVC16834ZQLR	VC834	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

## SN74ALVC16834 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES140I-JULY 1998-REVISED OCTOBER 2004



		GQL OR ZQL PACKAGE (TOP VIEW)							
	_	1	2	3	4	5	6		
A	$\left( \right)$	С	С	С	С	С	$\circ$		
в		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	C		
С		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	C		
D		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	С		
Е		С	$\bigcirc$			$\bigcirc$	C		
F		$\bigcirc$	$\bigcirc$			$\bigcirc$	С		
G		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	C		
н		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	C		
J		С	$\bigcirc$	С	$\bigcirc$	С	С		
κ		С	С	С	С	С	С		
							/		

### TERMINAL ASSIGNMENTS<sup>(1)</sup>

	1	2	3	4	5	6
Α	Y1	NC	NC	GND	NC	A1
в	Y3	Y2	GND	GND	A2	A3
С	Y5	Y4	V <sub>CC</sub>	V <sub>CC</sub>	A4	A5
D	Y7	Y6	GND	GND	A6	A7
Е	Y9	Y8			A8	A9
F	Y10	Y11			A11	A10
G	Y12	Y13	GND	GND	A13	A12
н	Y14	Y15	V <sub>CC</sub>	V <sub>CC</sub>	A15	A14
J	Y16	Y17	GND	GND	A17	A16
κ	Y18	ŌĒ	LE	GND	CLK	A18


(1) NC - No internal connection

#### **FUNCTION TABLE**

	INF	UTS		OUTPUT
ŌĒ	LE	CLK	Α	Y
Н	Х	Х	Х	Z
L	L	Х	L	L
L	L	Х	Н	н
L	Н	$\uparrow$	L	L
L	Н	$\uparrow$	Н	н
L	Н	н	Х	Y <sub>0</sub> <sup>(1)</sup> Y <sub>0</sub> <sup>(2)</sup>
L	Н	L	Х	Y <sub>0</sub> <sup>(2)</sup>

(1) Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high

(2) Output level before the indicated steady-state input conditions were established



#### LOGIC DIAGRAM (POSITIVE LOGIC)

To 17 Other Channels

Pin numbers shown are for the DGG, DGV, and DL packages.



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>** 

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V	
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
I <sub>O</sub>	Continuous output current		±50	mA		
	Continuous current through each $V_{CC}$ or C	GND		±100	mA	
		DGG package		64		
0		DGV package		48		
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		56	°C/W	
		GQL/ZQL package		42		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(2)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$			
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	3.6	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
	Lich lough output ourrent	V <sub>CC</sub> = 2.3 V		-12	-12 mA	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12		
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V	12 12		~ ^	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V			mA	
		V <sub>CC</sub> = 3 V		24		
$\Delta t / \Delta v$	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74ALVC16834 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES140I-JULY 1998-REVISED OCTOBER 2004

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT	
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2			
	I <sub>OH</sub> = -4 mA	1.65 V	1.2			
	I <sub>OH</sub> = -6 mA	2.3 V	2			
V <sub>OH</sub>		2.3 V	1.7		V	
	I <sub>OH</sub> = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I <sub>OH</sub> = -24 mA	3 V	2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2		
	$I_{OL} = 4 \text{ mA}$	1.65 V		0.45		
M	I <sub>OL</sub> = 6 mA	2.3 V		0.4	V	
V <sub>OL</sub>	1. 12 - 20	2.3 V		0.7	V	
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4		
	$I_{OL} = 24 \text{ mA}$	3 V		0.55		
li i	$V_{I} = V_{CC}$ or GND	3.6 V		±5	μA	
I <sub>OZ</sub>	$V_0 = V_{CC}$ or GND	3.6 V		±10	μA	
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μΑ	
$\Delta I_{CC}$	One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μΑ	
Control inputs		221	4		~ <b>Г</b>	
C <sub>i</sub> Data inputs	$V_1 = V_{CC} \text{ or } GND$	3.3 V	5.5	pF		
C <sub>o</sub> Outputs	$V_{O} = V_{CC}$ or GND	3.3 V	7		pF	

P Texas struments

www.ti.com

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

## TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> = 1.8 V		$V_{CC}$ = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT	
				MIN MAX	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	ý	,		(1)		150		150		150	MHz	
t <sub>w</sub> Pulse duration	LE low		(1)		3.3		3.3		3.3		ns		
	CLK high or low		(1)		3.3		3.3		3.3				
		Data before CLK↑		(1)		2.1		2.1		1.7			
t <sub>su</sub>	Setup time		CLK high	(1)		2.2		2.3		1.9		ns	
		Data before LE↑	CLK low	(1)		1.5		1.9		1.5			
	t. Hold time	Data after CLK↑		(1)		0.6		0.6		0.7			
τ <sub>h</sub>		Data after LE↑	CLK high or low	(1)		0.8		0.8		0.9		ns	

(1) This information was not available at the time of publication.



SCES140I-JULY 1998-REVISED OCTOBER 2004

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)	-	TO (OUTPUT)	V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = 2 ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 1 ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(001701)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		150		150		150		MHz
	А			(1)	1	4.4		4.2	1	3.6	
t <sub>pd</sub>	LE	Y		(1)	1.3	6		5.9	1.5	4.9	ns
	CLK			(1)	1.2	6		5.3	1.5	4.6	
t <sub>en</sub>	OE	Y		(1)	1.4	5.6		5.6	1.5	5	ns
t <sub>dis</sub>	ŌĒ	Y		(1)	1	4		4.7	1.8	4.5	ns

(1) This information was not available at the time of publication.

## SWITCHING CHARACTERISTICS

from 0°C to 65°C,  $C_L = 50 \text{ pF}$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3 ± 0.1	3.3 V 5 V	UNIT
	(INFOT)	(001-01)	MIN	MAX	
t <sub>pd</sub>	CLK	Y	1.7	4.3	ns

## **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS		V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
<u> </u>	Devues dissingtion consultance	Outputs enabled	<u> </u>	£ 40 MUL	(1)	38	41	<b>"</b> Г
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	$-C_{L} = 0,$	0, f = 10 MHz	(1)	13	15	р⊦


(1) This information was not available at the time of publication.

## SN74ALVC16834 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS




SCES140I-JULY 1998-REVISED OCTOBER 2004

#### PARAMETER MEASUREMENT INFORMATION




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

Γ	М	IN	PUT	м	v	6	Р	$V_{\Delta}$	
	V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	C∟	RL		
	1.8 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V	
	2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V	
	2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	
	3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.





10-Jun-2014

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ALVC16834DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC16834	Samples
SN74ALVC16834ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	VC834	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC16834DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ALVC16834ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

12-Aug-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVC16834DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ALVC16834ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated