## **Power MOSFET** 30 V, 171 A, Single N-Channel, SO-8 FL

#### Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Includes Schottky Diode
- Optimized Gate Charge to Minimize Switching Losses
- Dual Sided Cooling Capability
- These are Pb-Free Device

### Applications

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise stated)

Para	ameter		Symbol	Value	Unit
Drain-to-Source Vo	Itage		V <sub>DSS</sub>	30	V
Gate-to-Source Vol	tage		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	29	А
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		21	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.74	W
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	47	А
Current $R_{\theta JA} \leq$ 10 sec		T <sub>A</sub> = 85°C		34	
Power Dissipation $R_{\theta JA,} t \leq 10 \text{ sec}$	Steady	T <sub>A</sub> = 25°C	P <sub>D</sub>	7.3	W
Continuous Drain Current R <sub>θJA</sub>	State	T <sub>A</sub> = 25°C	I <sub>D</sub>	17	А
(Note 2)		T <sub>A</sub> = 85°C		12	
Power Dissipation $R_{\theta JA}$ (Note 2)		T <sub>A</sub> = 25°C	PD	0.95	W
Continuous Drain		T <sub>C</sub> = 25°C	Ι <sub>D</sub>	171	А
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		123	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	PD	96.2	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	288	A
Current limited by pa	ickage	T <sub>A</sub> = 25°C	I <sub>Dmaxpkg</sub>	100	А
Operating Junction a Temperature	nd Storage	•	T <sub>J</sub> , T <sub>STG</sub>	–40 to +150	°C
Source Current (Boo	ly Diode)		۱ <sub>S</sub>	120	А
Drain to Source dV/c	Drain to Source dV/dt			6	V/ns
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche} \\ \mbox{Energy (V}_{DD} = 50 \mbox{ V, V}_{GS} = 10 \mbox{ V,} \\ \mbox{I}_L = 50 \mbox{ A}_{pk}, \mbox{ L} = 0.3 \mbox{ mH, R}_G = 25 \Omega ) \end{array} $			EAS	375	mJ
Lead Temperature for (1/8" from case for 1		Purposes	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.





## **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	2.0 mΩ @ 10 V	171 A
50 V	3.0 mΩ @ 4.5 V	140 A







#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFS4825NFET1G	SO-8FL (Pb-Free)	1500 / Tape & Reel
NTMFS4825NFET3G	SO-8FL (Pb-Free)	5000 / Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	1.3	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	45.7	1
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	132.1	°C/W
Junction-to-Ambient – t $\leq$ 10 sec	$R_{ hetaJA}$	17.2	1
Junction-to-Top	$R_{\theta JT}$	7.0	

1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.

2. Surface-mounted on FR4 board using the minimum recommended pad size.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 1.0 mA		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				28.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25 °C		60	500	μA
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$	= ±20 V			±100	nA

#### **ON CHARACTERISTICS** (Note 3)

Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS}$ = $V_{DS}$ , $I_D$ = 1.0 mA		1.5	2.0	2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>		_		4		mV/∘C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 22 A		1.3	2.0	
			I <sub>D</sub> = 20 A		1.3		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 20 A		2.0	3.0	mΩ
			I <sub>D</sub> = 18 A		2.0		
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 15 A		90		S

#### **CHARGES AND CAPACITANCES**

Input Capacitance	C <sub>ISS</sub>		5660	
Output Capacitance	C <sub>OSS</sub>	$V_{GS}$ = 0 V, f = 1 MHz, $V_{DS}$ = 15 V	1150	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		495	
Total Gate Charge	Q <sub>G(TOT)</sub>		40.2	
Threshold Gate Charge	Q <sub>G(TH)</sub>		6.4	nC
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 23 A	15.3	nc
Gate-to-Drain Charge	Q <sub>GD</sub>		13.4	
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, I <sub>D</sub> = 23 A	83.6	nC

#### SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t <sub>d(ON)</sub>		26	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,	24	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D$ = 15 A, $R_G$ = 3.0 $\Omega$	36	ns
Fall Time	t <sub>f</sub>		13	

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (No	ote 4)						
Turn-On Delay Time	t <sub>d(ON)</sub>				15.7		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>D</sub>	<sub>IS</sub> = 15 V,		21.2		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_{\rm D} = 15  \rm A,  R_{\rm G}$	= 3.0 Ω		44.6		
Fall Time	t <sub>f</sub>	1			14.5		1
DRAIN-SOURCE DIODE CHARACTE	ERISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V, \\ I_{S} = 2.0 A \\ T_{J} = 125^{\circ}C \\ T_{J} = 125^{\circ}C$		0.35	0.70	Ň	
				0.26		V	
Reverse Recovery Time	t <sub>RR</sub>	·			39.1		
Charge Time	t <sub>a</sub>	V <sub>GS</sub> = 0 V, dI <sub>S</sub> /dt	= 100 A/μs,		20.1		ns
Discharge Time	t <sub>b</sub>	$V_{GS}$ = 0 V, dI_S/dt = 100 A/µs, I_S = 23 A			19		
Reverse Recovery Charge	Q <sub>RR</sub>				34		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>	− T <sub>A</sub> = 25°C			0.66		nH
Drain Inductance	L <sub>D</sub>				0.20		
Gate Inductance	L <sub>G</sub>				1.5		

0.7


2.0

Ω


Gate Resistance

 $\mathsf{R}_\mathsf{G}$ 


#### **TYPICAL PERFORMANCE CURVES**



#### **TYPICAL PERFORMANCE CURVES**



#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use porty effect all mages not for suggest to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative